[PATCH] D139706: [RISCV][VP] expand vp intrinsics if no +zve32x feature

[Yingchi Long via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG6c09a4e5ba2e: [RISCV][VP] expand vp intrinsics if no +zve32x feature (authored by inclyc).

Changed prior to commit:
  https://reviews.llvm.org/D139706?vs=484550&id=488869#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D139706/new/

https://reviews.llvm.org/D139706

Files:
  llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
  llvm/test/CodeGen/RISCV/rvv/expand-no-v.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D139706.488869.patch
Type: text/x-patch
Size: 3917 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230113/240d9a04/attachment.bin>