[PATCH] D123512: [MachineCombiner]: Avoid including transient instructions in latency calculation

Florian Hahn via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 9 09:38:19 PST 2023

Previous message: [llvm] 0eedc9e - [InstCombine] bitrev (zext i1 X) --> select X, SMinC, 0
Next message: [PATCH] D141301: [AMDGPU][AsmParser][NFC] Refine defining single-bit custom operands.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

fhahn added a comment.
Herald added a subscriber: StephenFan.

Is this by any chance fixed by D129615 <https://reviews.llvm.org/D129615>?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123512/new/

https://reviews.llvm.org/D123512

Previous message: [llvm] 0eedc9e - [InstCombine] bitrev (zext i1 X) --> select X, SMinC, 0
Next message: [PATCH] D141301: [AMDGPU][AsmParser][NFC] Refine defining single-bit custom operands.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list