[PATCH] D140573: [AVR] Optimize 32-bit shifts: optimize REG_SEQUENCE

[Ayke via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG9592920890cf: [AVR] Optimize 32-bit shifts: optimize REG_SEQUENCE (authored by aykevl).

Changed prior to commit:
  https://reviews.llvm.org/D140573?vs=484910&id=487211#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D140573/new/

https://reviews.llvm.org/D140573

Files:
  llvm/lib/Target/AVR/AVRISelLowering.cpp
  llvm/test/CodeGen/AVR/shift32.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D140573.487211.patch
Type: text/x-patch
Size: 8192 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230108/6982a5f7/attachment.bin>