[PATCH] D140563: [SVE] Fix incorrect VT usage when lowering fixed length vector divides.

[Paul Walker via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGc9602e02fc16: [SVE] Fix incorrect VT usage when lowering fixed length vector divides. (authored by paulwalker-arm).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D140563/new/

https://reviews.llvm.org/D140563

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sve-fixed-length-sdiv-pow2.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D140563.487166.patch
Type: text/x-patch
Size: 7298 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230108/340b675c/attachment.bin>