[PATCH] D141074: Avoid converting 64-bit integers to floating point using x87 on Windows
icedrocket via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 5 10:47:50 PST 2023
icedrocket updated this revision to Diff 486631.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D141074/new/
https://reviews.llvm.org/D141074
Files:
llvm/lib/Target/X86/X86ISelLowering.cpp
Index: llvm/lib/Target/X86/X86ISelLowering.cpp
===================================================================
--- llvm/lib/Target/X86/X86ISelLowering.cpp
+++ llvm/lib/Target/X86/X86ISelLowering.cpp
@@ -21368,6 +21368,10 @@
if (VT == MVT::f128 || !Subtarget.hasX87())
return SDValue();
+ // Windows default precision control is only 56-bit.
+ if (SrcVT == MVT::i64 && Subtarget.isOSWindows())
+ return SDValue();
+
SDValue ValueToStore = Src;
if (SrcVT == MVT::i64 && Subtarget.hasSSE2() && !Subtarget.is64Bit())
// Bitcasting to f64 here allows us to do a single 64-bit store from
@@ -21859,6 +21863,9 @@
(DstVT == MVT::f32 || DstVT == MVT::f64))
return SDValue();
+ if (!Subtarget.hasX87())
+ return SDValue();
+
// Make a 64-bit buffer, and use it to build an FILD.
SDValue StackSlot = DAG.CreateStackTemporary(MVT::i64, 8);
int SSFI = cast<FrameIndexSDNode>(StackSlot)->getIndex();
@@ -21880,6 +21887,11 @@
}
assert(SrcVT == MVT::i64 && "Unexpected type in UINT_TO_FP");
+
+ // Windows default precision control is only 56-bit.
+ if (Subtarget.isOSWindows())
+ return SDValue();
+
SDValue ValueToStore = Src;
if (isScalarFPTypeInSSEReg(Op.getValueType()) && !Subtarget.is64Bit()) {
// Bitcasting to f64 here allows us to do a single 64-bit store from
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D141074.486631.patch
Type: text/x-patch
Size: 1336 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230105/a6154a7e/attachment.bin>
More information about the llvm-commits
mailing list