[PATCH] D139943: [CodeGen][AMDGPU] EXTRACT_VECTOR_ELT: input vector element type can differ from output type

Juan Manuel Martinez CaamaƱo via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 4 02:55:04 PST 2023


jmmartinez added inline comments.


================
Comment at: llvm/test/CodeGen/AMDGPU/dagcomb-extract-vec-elt-different-sizes.ll:110
+  %tmp49 = phi <1 x i8> [ %tmp12, %bb10 ], [ zeroinitializer, %bb ]
+  store <1 x i8> %tmp49, <1 x i8>* %arg2
+  store <1 x i8> %tmp48, <1 x i8>* %arg3
----------------
arsenm wrote:
> Does it only happen with 1 x vectors, and do you need so many elements?
It seems that <1 x i8> is the only case where the bug gets triggered: I tried using directly i8; using <8 x i1>; changing the int type to i16, i32 or float; or changing the number of elements in the vector. I also tried removing some of the store instructions or replacing some of its arguments by another. 




Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D139943/new/

https://reviews.llvm.org/D139943



More information about the llvm-commits mailing list