[llvm] 3a3f725 - [RISCV] Omit SRA in case of setlt or setge with zero constant
Anton Afanasyev via llvm-commits
llvm-commits at lists.llvm.org
Wed Dec 21 03:20:44 PST 2022
Author: Elena Lepilkina
Date: 2022-12-21T14:19:49+03:00
New Revision: 3a3f725a3cdc44cacb8f9847404a148ee056c913
URL: https://github.com/llvm/llvm-project/commit/3a3f725a3cdc44cacb8f9847404a148ee056c913
DIFF: https://github.com/llvm/llvm-project/commit/3a3f725a3cdc44cacb8f9847404a148ee056c913.diff
LOG: [RISCV] Omit SRA in case of setlt or setge with zero constant
Reviewed By: craig.topper
Differential Revision: https://reviews.llvm.org/D140206
Added:
Modified:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/test/CodeGen/RISCV/branch_zero.ll
Removed:
################################################################################
diff --git a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
index a5f2092ab2154..71382736270f5 100644
--- a/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
+++ b/llvm/lib/Target/RISCV/RISCVISelLowering.cpp
@@ -9550,6 +9550,19 @@ static SDValue tryDemorganOfBooleanCondition(SDValue Cond, SelectionDAG &DAG) {
static bool combine_CC(SDValue &LHS, SDValue &RHS, SDValue &CC, const SDLoc &DL,
SelectionDAG &DAG, const RISCVSubtarget &Subtarget) {
ISD::CondCode CCVal = cast<CondCodeSDNode>(CC)->get();
+
+ // As far as arithmetic right shift always saves the sign,
+ // shift can be omitted.
+ // Fold setlt (sra X, N), 0 -> setlt X, 0 and
+ // setge (sra X, N), 0 -> setge X, 0
+ if (auto *RHSConst = dyn_cast<ConstantSDNode>(RHS.getNode())) {
+ if ((CCVal == ISD::SETGE || CCVal == ISD::SETLT) &&
+ LHS.getOpcode() == ISD::SRA && RHSConst->isZero()) {
+ LHS = LHS.getOperand(0);
+ return true;
+ }
+ }
+
if (!ISD::isIntEqualitySetCC(CCVal))
return false;
diff --git a/llvm/test/CodeGen/RISCV/branch_zero.ll b/llvm/test/CodeGen/RISCV/branch_zero.ll
index 2d6a3c99966e5..fd0979977ba3b 100644
--- a/llvm/test/CodeGen/RISCV/branch_zero.ll
+++ b/llvm/test/CodeGen/RISCV/branch_zero.ll
@@ -8,7 +8,6 @@ define void @foo(i16 %finder_idx) {
; CHECK-NEXT: .LBB0_1: # %for.body
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: slli a0, a0, 48
-; CHECK-NEXT: srai a0, a0, 48
; CHECK-NEXT: bltz a0, .LBB0_4
; CHECK-NEXT: # %bb.2: # %while.cond.preheader.i
; CHECK-NEXT: # in Loop: Header=BB0_1 Depth=1
@@ -50,7 +49,6 @@ define void @bar(i16 %finder_idx) {
; CHECK-NEXT: .LBB1_1: # %for.body
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: slli a0, a0, 48
-; CHECK-NEXT: srai a0, a0, 48
; CHECK-NEXT: bgez a0, .LBB1_4
; CHECK-NEXT: # %bb.2: # %while.cond.preheader.i
; CHECK-NEXT: # in Loop: Header=BB1_1 Depth=1
More information about the llvm-commits
mailing list