[PATCH] D140414: [PowerPC] Implement P10 Byte Reverse Insructions

[Lei Huang via Phabricator via llvm-commits]

lei created this revision.
lei added reviewers: stefanp, nemanjai, power-llvm-team.
Herald added subscribers: shchenz, hiraditya.
Herald added a project: All.
lei requested review of this revision.
Herald added a project: LLVM.

Generate brh, brw and brd instructions for byte-swap operations
on P10 <https://reviews.llvm.org/P10> and generating a single instruction for a 32-bit swap followed
by a 16-bit right shift.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D140414

Files:
  llvm/lib/Target/PowerPC/P10InstrResources.td
  llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCInstrP10.td
  llvm/test/CodeGen/PowerPC/p10-bswap.ll
  llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-ISA31.txt
  llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D140414.484297.patch
Type: text/x-patch
Size: 9734 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221220/4e6498f6/attachment.bin>