[PATCH] D138807: [RISCV] Support vector crypto extension ISA string and assembly

Yueh-Ting (eop) Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 20 02:13:43 PST 2022


eopXD added inline comments.


================
Comment at: llvm/test/MC/RISCV/rvv/rv64zvksed_invalid.s:1
+# RUN: not llvm-mc -triple=riscv64 --mattr=+zve32x --mattr=+experimental-zvksed -show-encoding %s 2>&1 \
+# RUN:        | FileCheck %s --check-prefix=CHECK-ERROR
----------------
I see similar files uses `-invalid` instead of `_invalid`. Probably good to follow that.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138807/new/

https://reviews.llvm.org/D138807



More information about the llvm-commits mailing list