[PATCH] D139701: [Clang] Emit "min-legal-vector-width" attribute for X86 only

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 19 12:10:55 PST 2022

Previous message: [PATCH] D140206: [RISCV] Omit SRA in case of setlt or setge with zero constant
Next message: [PATCH] D139701: [Clang] Emit "min-legal-vector-width" attribute for X86 only
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper accepted this revision.
craig.topper added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D139701/new/

https://reviews.llvm.org/D139701

Previous message: [PATCH] D140206: [RISCV] Omit SRA in case of setlt or setge with zero constant
Next message: [PATCH] D139701: [Clang] Emit "min-legal-vector-width" attribute for X86 only
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list