[PATCH] D140206: [RISCV] Ommit SRA in case of setlt or setge with zero constant

Elena Lepilkina via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 16 04:54:20 PST 2022


eklepilkina added a comment.

During fixing this case I had a question why RISCV doesn't use `SimplifySetCC` from common TargetLowering. It seems that there are some cases of combinations that should work for RISCV. I tried to call it, but found cases that crashes compilations on RISCV. Are there any plans to rework this part and reuse some part of foldings from common lowering? It seems that some optimizations can be lost, doesn't it?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D140206/new/

https://reviews.llvm.org/D140206



More information about the llvm-commits mailing list