[PATCH] D139693: Adjust format
Wang, Xin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Dec 8 22:58:48 PST 2022
XinWang10 created this revision.
Herald added subscribers: ecnelises, hiraditya.
Herald added a project: All.
XinWang10 requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D139693
Files:
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Index: llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
===================================================================
--- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+++ llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -20810,14 +20810,13 @@
if (VT.getVectorNumElements() <= 2 || !VecIn2.getNode())
return SDValue();
assert(InVT2Size <= InVT1Size &&
- "Second input is not going to be larger than the first one.");
+ "Second input is not going to be larger than the first one.");
// VecIn1 is wider than the output, and we have another, possibly
// smaller input. Pad the smaller input with undefs, shuffle at the
// input vector width, and extract the output.
// The shuffle type is different than VT, so check legality again.
- if (LegalOperations &&
- !TLI.isOperationLegal(ISD::VECTOR_SHUFFLE, InVT1))
+ if (LegalOperations && !TLI.isOperationLegal(ISD::VECTOR_SHUFFLE, InVT1))
return SDValue();
// Legalizing INSERT_SUBVECTOR is tricky - you basically have to
@@ -20825,7 +20824,7 @@
// illegal, don't even try.
if (InVT1 != InVT2) {
VecIn2 = DAG.getNode(ISD::INSERT_SUBVECTOR, DL, InVT1,
- DAG.getUNDEF(InVT1), VecIn2, ZeroIdx);
+ DAG.getUNDEF(InVT1), VecIn2, ZeroIdx);
}
ShuffleNumElems = InVT1Size / VTSize * NumElems;
} else {
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D139693.481525.patch
Type: text/x-patch
Size: 1455 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221209/d569d936/attachment.bin>
More information about the llvm-commits
mailing list