[PATCH] D139422: [AMDGPU] Accelerate SIRegisterInfo::getPhysRegClass

[Carl Ritson via Phabricator via llvm-commits]

critson created this revision.
critson added reviewers: arsenm, rampitec, foad.
Herald added subscribers: kosarev, kerbowa, hiraditya, tpr, dstuttard, yaxunl, jvesely, kzhuravl.
Herald added a project: All.
critson requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.

Dynamically build a mapping table from physical register to base
register class for getPhysRegClass.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D139422

Files:
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D139422.480449.patch
Type: text/x-patch
Size: 8920 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221206/09cd1002/attachment.bin>