[PATCH] D139394: [RISCV] Add support for RISCV XVentanaCondops Extension
Kautuk Consul via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Dec 5 23:04:27 PST 2022
kconsul created this revision.
Herald added subscribers: sunshaoce, VincentWu, vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya, arichardson.
Herald added a project: All.
kconsul requested review of this revision.
Herald added subscribers: llvm-commits, pcwang-thead, eopXD, MaskRay.
Herald added a project: LLVM.
This patch adds support for part of XVentanaCondops extension.
This extension is designed to reduce the number of branches in
the generated RISCV assembly by replacing branches with conditional
move instructions as defined by XVentanaCondops specification.
The specification for XVentanaCondops extension can be found at:
https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.1/ventana-custom-extensions-v1.0.1.pdf
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D139394
Files:
llvm/lib/Support/RISCVISAInfo.cpp
llvm/lib/Target/RISCV/RISCV.td
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVInstrFormats.td
llvm/lib/Target/RISCV/RISCVInstrInfo.td
llvm/lib/Target/RISCV/RISCVInstrInfoXVentanaCondops.td
llvm/lib/Target/RISCV/RISCVSubtarget.h
llvm/test/CodeGen/RISCV/xventanacondops.ll
llvm/test/MC/RISCV/rv64xventanacondops-invalid.s
llvm/test/MC/RISCV/rv64xventanacondops-valid.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D139394.480338.patch
Type: text/x-patch
Size: 23142 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221206/131d5d85/attachment.bin>
More information about the llvm-commits
mailing list