[PATCH] D138636: [LSR] Hoist IVInc to loop header if its all uses are in the loop header

chenglin.bi via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 5 00:45:57 PST 2022

Previous message: [PATCH] D138904: [AArch64] Transform shift+and to shift+shift to select more shifted register
Next message: [PATCH] D138352: [RISCV] Support .variant_cc directive for the assembler.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

bcl5980 added a comment.

Ping


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138636/new/

https://reviews.llvm.org/D138636

Previous message: [PATCH] D138904: [AArch64] Transform shift+and to shift+shift to select more shifted register
Next message: [PATCH] D138352: [RISCV] Support .variant_cc directive for the assembler.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list