[PATCH] D135535: [PowerPC][GISel] support 32 bit load/store

ChenZheng via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 30 17:23:06 PST 2022


shchenz updated this revision to Diff 479120.
shchenz added a comment.

fix inaccurate comments


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D135535/new/

https://reviews.llvm.org/D135535

Files:
  llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp
  llvm/lib/Target/PowerPC/GISel/PPCLegalizerInfo.cpp
  llvm/lib/Target/PowerPC/GISel/PPCRegisterBankInfo.cpp
  llvm/lib/Target/PowerPC/GISel/PPCRegisterBankInfo.h
  llvm/lib/Target/PowerPC/PPCGenRegisterBankInfo.def
  llvm/test/CodeGen/PowerPC/GlobalISel/load-store-32bit.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D135535.479120.patch
Type: text/x-patch
Size: 10320 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221201/55576a40/attachment.bin>


More information about the llvm-commits mailing list