[PATCH] D138570: [AArch64] Add patterns for SVE predicated add/sub and mov combine
Nicola Lancellotti via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 28 08:38:51 PST 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG7bbfc6cd8c5e: [AArch64] Add patterns for SVE predicated add/sub and mov combine (authored by NicolaLancellotti).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D138570/new/
https://reviews.llvm.org/D138570
Files:
llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
llvm/test/CodeGen/AArch64/predicated-add-sub.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D138570.478257.patch
Type: text/x-patch
Size: 22792 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221128/5f309472/attachment.bin>
More information about the llvm-commits
mailing list