[llvm] 79fd94e - [InstSimplify] Add precommit test for D138542; NFC
via llvm-commits
llvm-commits at lists.llvm.org
Wed Nov 23 17:04:47 PST 2022
Author: chenglin.bi
Date: 2022-11-24T09:04:33+08:00
New Revision: 79fd94e9e703fe71e466642e14d0ac77af16d8e9
URL: https://github.com/llvm/llvm-project/commit/79fd94e9e703fe71e466642e14d0ac77af16d8e9
DIFF: https://github.com/llvm/llvm-project/commit/79fd94e9e703fe71e466642e14d0ac77af16d8e9.diff
LOG: [InstSimplify] Add precommit test for D138542; NFC
Added:
llvm/test/Transforms/InstSimplify/domcondition.ll
Modified:
Removed:
################################################################################
diff --git a/llvm/test/Transforms/InstSimplify/domcondition.ll b/llvm/test/Transforms/InstSimplify/domcondition.ll
new file mode 100644
index 0000000000000..3977cbfd98ab3
--- /dev/null
+++ b/llvm/test/Transforms/InstSimplify/domcondition.ll
@@ -0,0 +1,230 @@
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
+; RUN: opt < %s -passes=instsimplify -S | FileCheck %s
+
+define i32 @xor_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @xor_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[XOR:%.*]] = xor i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[XOR]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %xor = xor i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %xor, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+define i32 @sub_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @sub_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[SUB:%.*]] = sub i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[SUB]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %sub = sub i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %sub, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+define i32 @udiv_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @udiv_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[UDIV:%.*]] = udiv i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[UDIV]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %udiv = udiv i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %udiv, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+define i32 @sdiv_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @sdiv_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[SDIV:%.*]] = sdiv i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[SDIV]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %sdiv = sdiv i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %sdiv, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+define i32 @urem_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @urem_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[UREM:%.*]] = urem i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[UREM]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %urem = urem i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %urem, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+define i32 @srem_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @srem_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[SREM:%.*]] = srem i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[SREM]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %srem = srem i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %srem, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+; TODO: %and can be one of %x, %y
+define i32 @and_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @and_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[AND:%.*]] = and i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[AND]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %and = and i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %and, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+; TODO: %or can be one of %x, %y
+define i32 @or_domcondition(i32 %x, i32 %y) {
+; CHECK-LABEL: @or_domcondition(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp eq i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[OR:%.*]] = or i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[OR]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp eq i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %or = or i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %or, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
+
+; negative test, dominate condtion is not eq
+define i32 @xor_domcondition_negative(i32 %x, i32 %y) {
+; CHECK-LABEL: @xor_domcondition_negative(
+; CHECK-NEXT: entry:
+; CHECK-NEXT: [[CMP:%.*]] = icmp uge i32 [[X:%.*]], [[Y:%.*]]
+; CHECK-NEXT: br i1 [[CMP]], label [[COND_TRUE:%.*]], label [[COND_END:%.*]]
+; CHECK: cond.true:
+; CHECK-NEXT: [[XOR:%.*]] = xor i32 [[X]], [[Y]]
+; CHECK-NEXT: br label [[COND_END]]
+; CHECK: cond.end:
+; CHECK-NEXT: [[COND:%.*]] = phi i32 [ [[XOR]], [[COND_TRUE]] ], [ 0, [[ENTRY:%.*]] ]
+; CHECK-NEXT: ret i32 [[COND]]
+;
+entry:
+ %cmp = icmp uge i32 %x, %y
+ br i1 %cmp, label %cond.true, label %cond.end
+
+cond.true:
+ %xor = xor i32 %x, %y
+ br label %cond.end
+
+cond.end:
+ %cond = phi i32 [ %xor, %cond.true ], [ 0, %entry ]
+ ret i32 %cond
+}
More information about the llvm-commits
mailing list