[PATCH] D136847: [RISCV][NFC] Mark rs1 in most memory instructions as memory operand.

[Anton Sidorenko via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG95ef005230e9: [RISCV][NFC] Mark rs1 in most memory instructions as memory operand. (authored by dybv-sc, committed by asi-sc).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136847/new/

https://reviews.llvm.org/D136847

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoC.td
  llvm/lib/Target/RISCV/RISCVInstrInfoF.td
  llvm/lib/Target/RISCV/RISCVInstrInfoV.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/utils/TableGen/CompressInstEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D136847.477150.patch
Type: text/x-patch
Size: 37127 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221122/27029472/attachment.bin>