[PATCH] D138488: [AArch64][clang] implement 2022 General Data-Processing instructions

[Dave Green via Phabricator via llvm-commits]

dmgreen added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64InstrFormats.td:11725
+    : BaseTwoOperandRegReg<size, 0b0, {0,1,1,0,?,?}, regtype, asm, OpNode>,
+      Sched<[]> {
+  let Inst{11} = isMin;
----------------
stuij wrote:
> dmgreen wrote:
> > Can we make this WriteI, maybe. I think that would probably be the closest sched class.
> I'm assuming you meant WriteLD.
That would be a Load I believe. There are the min/max instructions?  I think "simple ALU instruction" should be the closest match, which would be WriteI


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138488/new/

https://reviews.llvm.org/D138488