[PATCH] D138256: [AMDGPU] Fix PreRARematStage::sinkTriviallyRematInsts region boundary update after sinking.

Valery Pykhtin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 18 01:44:36 PST 2022


vpykhtin updated this revision to Diff 476383.
vpykhtin added a comment.

rebase


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D138256/new/

https://reviews.llvm.org/D138256

Files:
  llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp


Index: llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp
===================================================================
--- llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp
+++ llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp
@@ -1187,7 +1187,7 @@
       // LiveRangeEdit::canRematerializeAt().
       TII->reMaterialize(*InsertPos->getParent(), InsertPos, Reg,
                          Def->getOperand(0).getSubReg(), *Def, *DAG.TRI);
-      MachineInstr *NewMI = &*(--InsertPos);
+      MachineInstr *NewMI = &*std::prev(InsertPos);
       LIS->InsertMachineInstrInMaps(*NewMI);
       LIS->removeInterval(Reg);
       LIS->createAndComputeVirtRegInterval(Reg);


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D138256.476383.patch
Type: text/x-patch
Size: 654 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221118/481fd8d1/attachment.bin>


More information about the llvm-commits mailing list