[llvm] 99f730c - Revert "[Hexagon] Add instruction definitions for Hexagon v71, v71t, and v73"
Fangrui Song via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 17 15:14:41 PST 2022
Author: Fangrui Song
Date: 2022-11-17T23:14:32Z
New Revision: 99f730c645b200f8a6262e9aae5b119444059a3c
URL: https://github.com/llvm/llvm-project/commit/99f730c645b200f8a6262e9aae5b119444059a3c
DIFF: https://github.com/llvm/llvm-project/commit/99f730c645b200f8a6262e9aae5b119444059a3c.diff
LOG: Revert "[Hexagon] Add instruction definitions for Hexagon v71, v71t, and v73"
This reverts commit 766536989baf9431ff535670d01c4c19d7351fad.
The commit caused:
clang/include/clang/Basic/BuiltinsHexagonDep.def:1896:69: error: use of undeclared identifier 'HVXV73'
TARGET_BUILTIN(__builtin_HEXAGON_V6_vadd_sf_bf, "V32iV16iV16i", "", HVXV73)
when building `clang`.
Added:
Modified:
clang/include/clang/Basic/BuiltinsHexagonDep.def
llvm/include/llvm/IR/IntrinsicsHexagonDep.td
llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp
llvm/lib/Target/Hexagon/Hexagon.td
llvm/lib/Target/Hexagon/HexagonDepArch.h
llvm/lib/Target/Hexagon/HexagonDepArch.td
llvm/lib/Target/Hexagon/HexagonDepIICHVX.td
llvm/lib/Target/Hexagon/HexagonDepIICScalar.td
llvm/lib/Target/Hexagon/HexagonDepITypes.h
llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td
llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td
llvm/lib/Target/Hexagon/HexagonDepInstrIntrinsics.inc
llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td
llvm/lib/Target/Hexagon/HexagonDepMappings.td
llvm/lib/Target/Hexagon/HexagonDepMask.h
llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h
llvm/lib/Target/Hexagon/HexagonInstrFormats.td
llvm/lib/Target/Hexagon/HexagonOperands.td
llvm/lib/Target/Hexagon/HexagonSchedule.td
llvm/lib/Target/Hexagon/HexagonSubtarget.h
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp
Removed:
llvm/lib/Target/Hexagon/HexagonScheduleV71.td
llvm/lib/Target/Hexagon/HexagonScheduleV71T.td
llvm/lib/Target/Hexagon/HexagonScheduleV73.td
################################################################################
diff --git a/clang/include/clang/Basic/BuiltinsHexagonDep.def b/clang/include/clang/Basic/BuiltinsHexagonDep.def
index 6f1ae69037e3a..f08fa2f75cb9b 100644
--- a/clang/include/clang/Basic/BuiltinsHexagonDep.def
+++ b/clang/include/clang/Basic/BuiltinsHexagonDep.def
@@ -1890,36 +1890,3 @@ TARGET_BUILTIN(__builtin_HEXAGON_V6_vasrvwuhsat, "V16iV32iV16i", "", HVXV69)
TARGET_BUILTIN(__builtin_HEXAGON_V6_vasrvwuhsat_128B, "V32iV64iV32i", "", HVXV69)
TARGET_BUILTIN(__builtin_HEXAGON_V6_vmpyuhvs, "V16iV16iV16i", "", HVXV69)
TARGET_BUILTIN(__builtin_HEXAGON_V6_vmpyuhvs_128B, "V32iV32iV32i", "", HVXV69)
-
-// V73 HVX Instructions.
-
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vadd_sf_bf, "V32iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vadd_sf_bf_128B, "V64iV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_h_hf, "V16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_h_hf_128B, "V32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_hf_h, "V16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_hf_h_128B, "V32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_sf_w, "V16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_sf_w_128B, "V32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_w_sf, "V16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vconv_w_sf_128B, "V32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vcvt_bf_sf, "V16iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vcvt_bf_sf_128B, "V32iV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf, "V64bV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_128B, "V128bV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_and, "V64bV64bV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_and_128B, "V128bV128bV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_or, "V64bV64bV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_or_128B, "V128bV128bV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_xor, "V64bV64bV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vgtbf_xor_128B, "V128bV128bV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmax_bf, "V16iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmax_bf_128B, "V32iV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmin_bf, "V16iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmin_bf_128B, "V32iV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmpy_sf_bf, "V32iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmpy_sf_bf_128B, "V64iV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmpy_sf_bf_acc, "V32iV32iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vmpy_sf_bf_acc_128B, "V64iV64iV32iV32i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vsub_sf_bf, "V32iV16iV16i", "", HVXV73)
-TARGET_BUILTIN(__builtin_HEXAGON_V6_vsub_sf_bf_128B, "V64iV32iV32i", "", HVXV73)
diff --git a/llvm/include/llvm/IR/IntrinsicsHexagonDep.td b/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
index 29b0da0d766bc..06287fb44d1b2 100644
--- a/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
+++ b/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
@@ -316,7 +316,7 @@ class Hexagon_v32i32_v64i32_Intrinsic<string GCCIntSuffix,
[llvm_v32i32_ty], [llvm_v64i32_ty],
intr_properties>;
-// tag : V6_lvsplatb
+// tag : V6_lvsplatw
class Hexagon_v16i32_i32_Intrinsic<string GCCIntSuffix,
list<IntrinsicProperty> intr_properties = [IntrNoMem]>
: Hexagon_Intrinsic<GCCIntSuffix,
@@ -442,14 +442,14 @@ class Hexagon_v32i32_v32i32v32i32_Intrinsic<string GCCIntSuffix,
[llvm_v32i32_ty], [llvm_v32i32_ty,llvm_v32i32_ty],
intr_properties>;
-// tag : V6_vadd_sf_bf
+// tag : V6_vadd_sf_hf
class Hexagon_v32i32_v16i32v16i32_Intrinsic<string GCCIntSuffix,
list<IntrinsicProperty> intr_properties = [IntrNoMem]>
: Hexagon_Intrinsic<GCCIntSuffix,
[llvm_v32i32_ty], [llvm_v16i32_ty,llvm_v16i32_ty],
intr_properties>;
-// tag : V6_vadd_sf_bf
+// tag : V6_vadd_sf_hf
class Hexagon_v64i32_v32i32v32i32_Intrinsic<string GCCIntSuffix,
list<IntrinsicProperty> intr_properties = [IntrNoMem]>
: Hexagon_Intrinsic<GCCIntSuffix,
@@ -6613,95 +6613,3 @@ Hexagon_v16i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vmpyuhvs">;
def int_hexagon_V6_vmpyuhvs_128B :
Hexagon_v32i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vmpyuhvs_128B">;
-// V73 HVX Instructions.
-
-def int_hexagon_V6_vadd_sf_bf :
-Hexagon_v32i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vadd_sf_bf">;
-
-def int_hexagon_V6_vadd_sf_bf_128B :
-Hexagon_v64i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vadd_sf_bf_128B">;
-
-def int_hexagon_V6_vconv_h_hf :
-Hexagon_v16i32_v16i32_Intrinsic<"HEXAGON_V6_vconv_h_hf">;
-
-def int_hexagon_V6_vconv_h_hf_128B :
-Hexagon_v32i32_v32i32_Intrinsic<"HEXAGON_V6_vconv_h_hf_128B">;
-
-def int_hexagon_V6_vconv_hf_h :
-Hexagon_v16i32_v16i32_Intrinsic<"HEXAGON_V6_vconv_hf_h">;
-
-def int_hexagon_V6_vconv_hf_h_128B :
-Hexagon_v32i32_v32i32_Intrinsic<"HEXAGON_V6_vconv_hf_h_128B">;
-
-def int_hexagon_V6_vconv_sf_w :
-Hexagon_v16i32_v16i32_Intrinsic<"HEXAGON_V6_vconv_sf_w">;
-
-def int_hexagon_V6_vconv_sf_w_128B :
-Hexagon_v32i32_v32i32_Intrinsic<"HEXAGON_V6_vconv_sf_w_128B">;
-
-def int_hexagon_V6_vconv_w_sf :
-Hexagon_v16i32_v16i32_Intrinsic<"HEXAGON_V6_vconv_w_sf">;
-
-def int_hexagon_V6_vconv_w_sf_128B :
-Hexagon_v32i32_v32i32_Intrinsic<"HEXAGON_V6_vconv_w_sf_128B">;
-
-def int_hexagon_V6_vcvt_bf_sf :
-Hexagon_v16i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vcvt_bf_sf">;
-
-def int_hexagon_V6_vcvt_bf_sf_128B :
-Hexagon_v32i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vcvt_bf_sf_128B">;
-
-def int_hexagon_V6_vgtbf :
-Hexagon_v64i1_v16i32v16i32_Intrinsic<"HEXAGON_V6_vgtbf">;
-
-def int_hexagon_V6_vgtbf_128B :
-Hexagon_v128i1_v32i32v32i32_Intrinsic<"HEXAGON_V6_vgtbf_128B">;
-
-def int_hexagon_V6_vgtbf_and :
-Hexagon_v64i1_v64i1v16i32v16i32_Intrinsic<"HEXAGON_V6_vgtbf_and">;
-
-def int_hexagon_V6_vgtbf_and_128B :
-Hexagon_v128i1_v128i1v32i32v32i32_Intrinsic<"HEXAGON_V6_vgtbf_and_128B">;
-
-def int_hexagon_V6_vgtbf_or :
-Hexagon_v64i1_v64i1v16i32v16i32_Intrinsic<"HEXAGON_V6_vgtbf_or">;
-
-def int_hexagon_V6_vgtbf_or_128B :
-Hexagon_v128i1_v128i1v32i32v32i32_Intrinsic<"HEXAGON_V6_vgtbf_or_128B">;
-
-def int_hexagon_V6_vgtbf_xor :
-Hexagon_v64i1_v64i1v16i32v16i32_Intrinsic<"HEXAGON_V6_vgtbf_xor">;
-
-def int_hexagon_V6_vgtbf_xor_128B :
-Hexagon_v128i1_v128i1v32i32v32i32_Intrinsic<"HEXAGON_V6_vgtbf_xor_128B">;
-
-def int_hexagon_V6_vmax_bf :
-Hexagon_v16i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vmax_bf">;
-
-def int_hexagon_V6_vmax_bf_128B :
-Hexagon_v32i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vmax_bf_128B">;
-
-def int_hexagon_V6_vmin_bf :
-Hexagon_v16i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vmin_bf">;
-
-def int_hexagon_V6_vmin_bf_128B :
-Hexagon_v32i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vmin_bf_128B">;
-
-def int_hexagon_V6_vmpy_sf_bf :
-Hexagon_v32i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vmpy_sf_bf">;
-
-def int_hexagon_V6_vmpy_sf_bf_128B :
-Hexagon_v64i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vmpy_sf_bf_128B">;
-
-def int_hexagon_V6_vmpy_sf_bf_acc :
-Hexagon_v32i32_v32i32v16i32v16i32_Intrinsic<"HEXAGON_V6_vmpy_sf_bf_acc">;
-
-def int_hexagon_V6_vmpy_sf_bf_acc_128B :
-Hexagon_v64i32_v64i32v32i32v32i32_Intrinsic<"HEXAGON_V6_vmpy_sf_bf_acc_128B">;
-
-def int_hexagon_V6_vsub_sf_bf :
-Hexagon_v32i32_v16i32v16i32_Intrinsic<"HEXAGON_V6_vsub_sf_bf">;
-
-def int_hexagon_V6_vsub_sf_bf_128B :
-Hexagon_v64i32_v32i32v32i32_Intrinsic<"HEXAGON_V6_vsub_sf_bf_128B">;
-
diff --git a/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp b/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp
index ce2a65c86b900..86e0b5181cb7f 100644
--- a/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp
+++ b/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp
@@ -354,11 +354,6 @@ struct HexagonOperand : public MCParsedAsmOperand {
return false;
return Value == -1;
}
- bool issgp10Const() const {
- if (!isReg())
- return false;
- return getReg() == Hexagon::SGP1_0;
- }
bool iss11_0Imm() const {
return CheckImmRange(11 + 26, 0, true, true, true);
}
@@ -405,9 +400,6 @@ struct HexagonOperand : public MCParsedAsmOperand {
void addn1ConstOperands(MCInst &Inst, unsigned N) const {
addImmOperands(Inst, N);
}
- void addsgp10ConstOperands(MCInst &Inst, unsigned N) const {
- addRegOperands(Inst, N);
- }
StringRef getToken() const {
assert(Kind == Token && "Invalid access!");
diff --git a/llvm/lib/Target/Hexagon/Hexagon.td b/llvm/lib/Target/Hexagon/Hexagon.td
index 5fa9f1ad7211b..ae811b30434d7 100644
--- a/llvm/lib/Target/Hexagon/Hexagon.td
+++ b/llvm/lib/Target/Hexagon/Hexagon.td
@@ -58,14 +58,6 @@ def ExtensionHVXV69: SubtargetFeature<"hvxv69", "HexagonHVXVersion",
"Hexagon::ArchEnum::V69", "Hexagon HVX instructions",
[ExtensionHVXV60, ExtensionHVXV62, ExtensionHVXV65, ExtensionHVXV66,
ExtensionHVXV67, ExtensionHVXV68]>;
-def ExtensionHVXV71: SubtargetFeature<"hvxv71", "HexagonHVXVersion",
- "Hexagon::ArchEnum::V71", "Hexagon HVX instructions",
- [ExtensionHVXV60, ExtensionHVXV62, ExtensionHVXV65, ExtensionHVXV66,
- ExtensionHVXV67, ExtensionHVXV68, ExtensionHVXV69]>;
-def ExtensionHVXV73: SubtargetFeature<"hvxv73", "HexagonHVXVersion",
- "Hexagon::ArchEnum::V73", "Hexagon HVX instructions",
- [ExtensionHVXV60, ExtensionHVXV62, ExtensionHVXV65, ExtensionHVXV66,
- ExtensionHVXV67, ExtensionHVXV68, ExtensionHVXV69, ExtensionHVXV71]>;
def ExtensionHVX64B: SubtargetFeature<"hvx-length64b", "UseHVX64BOps",
"true", "Hexagon HVX 64B instructions", [ExtensionHVX]>;
@@ -133,10 +125,6 @@ def UseHVXV68 : Predicate<"HST->useHVXV68Ops()">,
AssemblerPredicate<(all_of ExtensionHVXV68)>;
def UseHVXV69 : Predicate<"HST->useHVXV69Ops()">,
AssemblerPredicate<(all_of ExtensionHVXV69)>;
-def UseHVXV71 : Predicate<"HST->useHVXV71Ops()">,
- AssemblerPredicate<(all_of ExtensionHVXV71)>;
-def UseHVXV73 : Predicate<"HST->useHVXV73Ops()">,
- AssemblerPredicate<(all_of ExtensionHVXV73)>;
def UseAudio : Predicate<"HST->useAudioOps()">,
AssemblerPredicate<(all_of ExtensionAudio)>;
def UseZReg : Predicate<"HST->useZRegOps()">,
@@ -451,17 +439,6 @@ def : Proc<"hexagonv69", HexagonModelV69,
FeatureCompound, FeatureDuplex, FeatureMemNoShuf, FeatureMemops,
FeatureNVJ, FeatureNVS, FeaturePackets, FeatureSmallData,
FeatureCabac]>;
-def : Proc<"hexagonv71", HexagonModelV71,
- [ArchV5, ArchV55, ArchV60, ArchV62, ArchV65, ArchV66, ArchV67,
- ArchV68, ArchV69, ArchV71,
- FeatureCompound, FeatureDuplex, FeatureMemNoShuf, FeatureMemops,
- FeatureNVJ, FeatureNVS, FeaturePackets, FeatureSmallData,
- FeatureCabac]>;
-def : Proc<"hexagonv73", HexagonModelV73,
- [ArchV5, ArchV55, ArchV60, ArchV62, ArchV65, ArchV66, ArchV67,
- ArchV68, ArchV69, ArchV71, ArchV73,
- FeatureCompound, FeatureDuplex, FeatureMemNoShuf, FeatureMemops,
- FeatureNVJ, FeatureNVS, FeaturePackets, FeatureSmallData]>;
// Need to update the correct features for tiny core.
// Disable NewValueJumps since the packetizer is unable to handle a packet with
// a new value jump and another SLOT0 instruction.
@@ -471,13 +448,6 @@ def : Proc<"hexagonv67t", HexagonModelV67T,
FeatureCompound, FeatureMemNoShuf, FeatureMemops,
FeatureNVS, FeaturePackets, FeatureSmallData]>;
-def : Proc<"hexagonv71t", HexagonModelV71T,
- [ArchV5, ArchV55, ArchV60, ArchV62, ArchV65, ArchV66, ArchV67,
- ArchV68, ArchV69, ArchV71,
- ProcTinyCore, ExtensionAudio,
- FeatureCompound, FeatureMemNoShuf, FeatureMemops,
- FeatureNVS, FeaturePackets, FeatureSmallData]>;
-
//===----------------------------------------------------------------------===//
// Declare the target which we are implementing
//===----------------------------------------------------------------------===//
diff --git a/llvm/lib/Target/Hexagon/HexagonDepArch.h b/llvm/lib/Target/Hexagon/HexagonDepArch.h
index a564603bd37b3..41ce5c465d412 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepArch.h
+++ b/llvm/lib/Target/Hexagon/HexagonDepArch.h
@@ -5,6 +5,9 @@
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
+// Automatically generated file, do not edit!
+//===----------------------------------------------------------------------===//
+
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPARCH_H
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPARCH_H
@@ -13,21 +16,7 @@
namespace llvm {
namespace Hexagon {
-enum class ArchEnum {
- NoArch,
- Generic,
- V5,
- V55,
- V60,
- V62,
- V65,
- V66,
- V67,
- V68,
- V69,
- V71,
- V73
-};
+enum class ArchEnum { NoArch, Generic, V5, V55, V60, V62, V65, V66, V67, V68, V69 };
inline Optional<Hexagon::ArchEnum> getCpu(StringRef CPU) {
return StringSwitch<Optional<Hexagon::ArchEnum>>(CPU)
@@ -42,9 +31,6 @@ inline Optional<Hexagon::ArchEnum> getCpu(StringRef CPU) {
.Case("hexagonv67t", Hexagon::ArchEnum::V67)
.Case("hexagonv68", Hexagon::ArchEnum::V68)
.Case("hexagonv69", Hexagon::ArchEnum::V69)
- .Case("hexagonv71", Hexagon::ArchEnum::V71)
- .Case("hexagonv71t", Hexagon::ArchEnum::V71)
- .Case("hexagonv73", Hexagon::ArchEnum::V73)
.Default(None);
}
} // namespace Hexagon
diff --git a/llvm/lib/Target/Hexagon/HexagonDepArch.td b/llvm/lib/Target/Hexagon/HexagonDepArch.td
index 08640c7d9a200..e4f24e3c2e664 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepArch.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepArch.td
@@ -26,7 +26,3 @@ def ArchV68: SubtargetFeature<"v68", "HexagonArchVersion", "Hexagon::ArchEnum::V
def HasV68 : Predicate<"HST->hasV68Ops()">, AssemblerPredicate<(all_of ArchV68)>;
def ArchV69: SubtargetFeature<"v69", "HexagonArchVersion", "Hexagon::ArchEnum::V69", "Enable Hexagon V69 architecture">;
def HasV69 : Predicate<"HST->hasV69Ops()">, AssemblerPredicate<(all_of ArchV69)>;
-def ArchV71: SubtargetFeature<"v71", "HexagonArchVersion", "Hexagon::ArchEnum::V71", "Enable Hexagon V71 architecture">;
-def HasV71 : Predicate<"HST->hasV71Ops()">, AssemblerPredicate<(all_of ArchV71)>;
-def ArchV73: SubtargetFeature<"v73", "HexagonArchVersion", "Hexagon::ArchEnum::V73", "Enable Hexagon V73 architecture">;
-def HasV73 : Predicate<"HST->hasV73Ops()">, AssemblerPredicate<(all_of ArchV73)>;
diff --git a/llvm/lib/Target/Hexagon/HexagonDepIICHVX.td b/llvm/lib/Target/Hexagon/HexagonDepIICHVX.td
index 897f8b73bb7aa..d195df9182935 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepIICHVX.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepIICHVX.td
@@ -8,7 +8,6 @@
// Automatically generated file, do not edit!
//===----------------------------------------------------------------------===//
-def tc_0390c1ca : InstrItinClass;
def tc_04da405a : InstrItinClass;
def tc_05ca8cfd : InstrItinClass;
def tc_08a4f1b6 : InstrItinClass;
@@ -23,7 +22,7 @@ def tc_191381c1 : InstrItinClass;
def tc_1ad8a370 : InstrItinClass;
def tc_1ba8a0cd : InstrItinClass;
def tc_20a4bbec : InstrItinClass;
-def tc_227864f7 : InstrItinClass;
+def tc_2120355e : InstrItinClass;
def tc_257f6f7c : InstrItinClass;
def tc_26a377fe : InstrItinClass;
def tc_2b4c548e : InstrItinClass;
@@ -45,7 +44,6 @@ def tc_46d6c3e0 : InstrItinClass;
def tc_4942646a : InstrItinClass;
def tc_51d0ecc3 : InstrItinClass;
def tc_52447ecc : InstrItinClass;
-def tc_531b383c : InstrItinClass;
def tc_540c3da3 : InstrItinClass;
def tc_54a0dc47 : InstrItinClass;
def tc_561aaa58 : InstrItinClass;
@@ -77,8 +75,6 @@ def tc_8e420e4d : InstrItinClass;
def tc_90bcc1db : InstrItinClass;
def tc_933f2b39 : InstrItinClass;
def tc_946013d8 : InstrItinClass;
-def tc_9a1cab75 : InstrItinClass;
-def tc_9aff7a2a : InstrItinClass;
def tc_9d1dc972 : InstrItinClass;
def tc_9f363d21 : InstrItinClass;
def tc_a02a10a8 : InstrItinClass;
@@ -87,6 +83,7 @@ def tc_a19b9305 : InstrItinClass;
def tc_a28f32b5 : InstrItinClass;
def tc_a69eeee1 : InstrItinClass;
def tc_a7e6707d : InstrItinClass;
+def tc_aa047364 : InstrItinClass;
def tc_ab23f776 : InstrItinClass;
def tc_abe8c3b2 : InstrItinClass;
def tc_ac4046bc : InstrItinClass;
@@ -109,7 +106,6 @@ def tc_dcca380f : InstrItinClass;
def tc_dd5b0695 : InstrItinClass;
def tc_df80eeb0 : InstrItinClass;
def tc_e2d2e9e5 : InstrItinClass;
-def tc_e2fdd6e6 : InstrItinClass;
def tc_e35c1e93 : InstrItinClass;
def tc_e3f68a46 : InstrItinClass;
def tc_e675c45a : InstrItinClass;
@@ -121,13 +117,6 @@ def tc_f21e8abb : InstrItinClass;
class DepHVXItinV55 {
list<InstrItinData> DepHVXItinV55_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -203,12 +192,9 @@ class DepHVXItinV55 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -320,10 +306,6 @@ class DepHVXItinV55 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -485,20 +467,6 @@ class DepHVXItinV55 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -545,6 +513,10 @@ class DepHVXItinV55 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -663,10 +635,6 @@ class DepHVXItinV55 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -713,13 +681,6 @@ class DepHVXItinV55 {
class DepHVXItinV60 {
list<InstrItinData> DepHVXItinV60_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -795,12 +756,9 @@ class DepHVXItinV60 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -912,10 +870,6 @@ class DepHVXItinV60 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -1077,20 +1031,6 @@ class DepHVXItinV60 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -1137,6 +1077,10 @@ class DepHVXItinV60 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -1255,10 +1199,6 @@ class DepHVXItinV60 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -1305,13 +1245,6 @@ class DepHVXItinV60 {
class DepHVXItinV62 {
list<InstrItinData> DepHVXItinV62_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -1387,12 +1320,9 @@ class DepHVXItinV62 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -1504,10 +1434,6 @@ class DepHVXItinV62 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -1669,20 +1595,6 @@ class DepHVXItinV62 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -1729,6 +1641,10 @@ class DepHVXItinV62 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -1847,10 +1763,6 @@ class DepHVXItinV62 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -1897,13 +1809,6 @@ class DepHVXItinV62 {
class DepHVXItinV65 {
list<InstrItinData> DepHVXItinV65_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -1979,12 +1884,9 @@ class DepHVXItinV65 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -2096,10 +1998,6 @@ class DepHVXItinV65 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -2261,20 +2159,6 @@ class DepHVXItinV65 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -2321,6 +2205,10 @@ class DepHVXItinV65 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -2439,10 +2327,6 @@ class DepHVXItinV65 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -2489,13 +2373,6 @@ class DepHVXItinV65 {
class DepHVXItinV66 {
list<InstrItinData> DepHVXItinV66_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -2571,12 +2448,9 @@ class DepHVXItinV66 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -2688,10 +2562,6 @@ class DepHVXItinV66 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -2853,20 +2723,6 @@ class DepHVXItinV66 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -2913,6 +2769,10 @@ class DepHVXItinV66 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -3031,10 +2891,6 @@ class DepHVXItinV66 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -3081,13 +2937,6 @@ class DepHVXItinV66 {
class DepHVXItinV67 {
list<InstrItinData> DepHVXItinV67_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -3163,12 +3012,9 @@ class DepHVXItinV67 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -3280,10 +3126,6 @@ class DepHVXItinV67 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -3445,20 +3287,6 @@ class DepHVXItinV67 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -3505,6 +3333,10 @@ class DepHVXItinV67 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -3623,10 +3455,6 @@ class DepHVXItinV67 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -3673,13 +3501,6 @@ class DepHVXItinV67 {
class DepHVXItinV68 {
list<InstrItinData> DepHVXItinV68_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -3755,12 +3576,9 @@ class DepHVXItinV68 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -3872,10 +3690,6 @@ class DepHVXItinV68 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -4037,20 +3851,6 @@ class DepHVXItinV68 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -4097,6 +3897,10 @@ class DepHVXItinV68 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -4215,10 +4019,6 @@ class DepHVXItinV68 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
@@ -4265,13 +4065,6 @@ class DepHVXItinV68 {
class DepHVXItinV69 {
list<InstrItinData> DepHVXItinV69_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 5],
@@ -4347,12 +4140,9 @@ class DepHVXItinV69 {
InstrStage<1, [CVI_ST]>], [3, 1, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
+ InstrItinData <tc_2120355e, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
+ [HVX_FWD, HVX_FWD]>,
InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
@@ -4464,10 +4254,6 @@ class DepHVXItinV69 {
InstrStage<1, [CVI_LD]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_540c3da3, /*SLOT0,VA*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
@@ -4629,20 +4415,6 @@ class DepHVXItinV69 {
InstrStage<1, [CVI_XLANE]>], [9, 5],
[HVX_FWD, HVX_FWD]>,
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
@@ -4689,6 +4461,10 @@ class DepHVXItinV69 {
InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
[HVX_FWD, Hex_FWD, Hex_FWD]>,
+ InstrItinData <tc_aa047364, /*SLOT0123*/
+ [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7, 7],
+ [HVX_FWD, HVX_FWD, HVX_FWD]>,
+
InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
[InstrStage<1, [SLOT0], 0>,
InstrStage<1, [CVI_ST]>], [1, 2, 5],
@@ -4807,1194 +4583,6 @@ class DepHVXItinV69 {
InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
[Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e3f68a46, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [3],
- [HVX_FWD]>,
-
- InstrItinData <tc_e675c45a, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 2, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e699ae41, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e99d4c2e, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [3, 2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_f175e046, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f1de44ef, /*SLOT2,VX_DV*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f21e8abb, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>
- ];
-}
-
-class DepHVXItinV71 {
- list<InstrItinData> DepHVXItinV71_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_05ca8cfd, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_08a4f1b6, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_0afc8be9, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_0b04c6c7, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0ec46cf9, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_131f1c81, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_1381a97c, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [],
- []>,
-
- InstrItinData <tc_15fdf750, /*SLOT23,VS_VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1], 0>,
- InstrStage<1, [CVI_SHIFT, CVI_XLANE]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_16ff9ef8, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_191381c1, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [3, 7, 1, 2, 7],
- [Hex_FWD, HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_1ad8a370, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 2, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1ba8a0cd, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_20a4bbec, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_26a377fe, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 3, 5, 2],
- [HVX_FWD, Hex_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2b4c548e, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c745bb8, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 7, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_2d4051cd, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 3, 7, 5, 2],
- [HVX_FWD, Hex_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2e8f5f6e, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 7, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_309dbb4f, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_37820f4c, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_3904b926, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3aacf4a8, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 2, 7],
- [HVX_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_3ad719fb, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [3, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3c56e5ce, /*SLOT0,NOSLOT1,LOAD,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3c8c15d0, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_3ce09744, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3e2aaafc, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [3, 1, 2, 7],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_447d9895, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [7, 1, 2, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_453fe68d, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 3, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_46d6c3e0, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_4942646a, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_51d0ecc3, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_52447ecc, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_540c3da3, /*SLOT0,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
- [Hex_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_54a0dc47, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [3, 2, 1, 2, 7],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_561aaa58, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_56c4f9fe, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_56e64202, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_58d21193, /*SLOT0,STORE,VA_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [7, 1, 2, 7, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_5bf8afbb, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 2],
- [HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5cdf8c84, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_61bf7c03, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_649072c2, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_660769f1, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_663c80a7, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6942b6e0, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_6e7fa133, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7095ecba, /*SLOT01,LOAD,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [1, 2, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_71646d06, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 7, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_7177e272, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_718b5c53, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9],
- [HVX_FWD]>,
-
- InstrItinData <tc_7273323b, /*SLOT0,STORE,VA_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [1, 2, 7, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_72e2b393, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_73efe966, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_7417e785, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_767c4e9d, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [3, 2],
- [HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7d68d5c2, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [7, 1, 2, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_7e6a3e89, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_8772086c, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_87adc037, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8e420e4d, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [7, 1, 2, 7, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_90bcc1db, /*SLOT2,VX_DV*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_933f2b39, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_946013d8, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9f363d21, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [1, 2, 7, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a02a10a8, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [2, 1, 2, 7],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a0dbea28, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a19b9305, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a28f32b5, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [1, 2, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a69eeee1, /*SLOT01,LOAD,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [7, 1, 2, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a7e6707d, /*SLOT0,NOSLOT1,LOAD,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_abe8c3b2, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ac4046bc, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_af25efd9, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 2, 7, 7],
- [HVX_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_b091f1c6, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b28e51aa, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_b4416217, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_b9db8205, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 3, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb599486, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c0749f3c, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c127de3a, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_c4edf264, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 2],
- [HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c5dba46e, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [1, 2, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_c7039829, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [3, 2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_cd94bfe0, /*SLOT23,VS_VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1], 0>,
- InstrStage<1, [CVI_SHIFT, CVI_XLANE]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_cda936da, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_d8287c14, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_db5555f3, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_dcca380f, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_dd5b0695, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_df80eeb0, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e2d2e9e5, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e3f68a46, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [3],
- [HVX_FWD]>,
-
- InstrItinData <tc_e675c45a, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 2, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e699ae41, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e99d4c2e, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [3, 2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_f175e046, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f1de44ef, /*SLOT2,VX_DV*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f21e8abb, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>
- ];
-}
-
-class DepHVXItinV73 {
- list<InstrItinData> DepHVXItinV73_list = [
- InstrItinData <tc_0390c1ca, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_04da405a, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_05ca8cfd, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_08a4f1b6, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_0afc8be9, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_0b04c6c7, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0ec46cf9, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_131f1c81, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_1381a97c, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [],
- []>,
-
- InstrItinData <tc_15fdf750, /*SLOT23,VS_VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1], 0>,
- InstrStage<1, [CVI_SHIFT, CVI_XLANE]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_16ff9ef8, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_191381c1, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [3, 7, 1, 2, 7],
- [Hex_FWD, HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_1ad8a370, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 2, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1ba8a0cd, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_20a4bbec, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_227864f7, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_257f6f7c, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_26a377fe, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 3, 5, 2],
- [HVX_FWD, Hex_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2b4c548e, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c745bb8, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 7, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_2d4051cd, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 3, 7, 5, 2],
- [HVX_FWD, Hex_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2e8f5f6e, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 7, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_309dbb4f, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_37820f4c, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_3904b926, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3aacf4a8, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 2, 7],
- [HVX_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_3ad719fb, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [3, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3c56e5ce, /*SLOT0,NOSLOT1,LOAD,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3c8c15d0, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_3ce09744, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3e2aaafc, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [3, 1, 2, 7],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_447d9895, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [7, 1, 2, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_453fe68d, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 3, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_46d6c3e0, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_4942646a, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_51d0ecc3, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_52447ecc, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_531b383c, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_540c3da3, /*SLOT0,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [4, 7, 1],
- [Hex_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_54a0dc47, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [3, 2, 1, 2, 7],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_561aaa58, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_56c4f9fe, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_56e64202, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_58d21193, /*SLOT0,STORE,VA_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [7, 1, 2, 7, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_5bf8afbb, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 2],
- [HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5cdf8c84, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_61bf7c03, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_649072c2, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_660769f1, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_663c80a7, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6942b6e0, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_6e7fa133, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7095ecba, /*SLOT01,LOAD,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [1, 2, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_71646d06, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 7, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_7177e272, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_718b5c53, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9],
- [HVX_FWD]>,
-
- InstrItinData <tc_7273323b, /*SLOT0,STORE,VA_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [1, 2, 7, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_72e2b393, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_73efe966, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_7417e785, /*SLOT0123,VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_SHIFT]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_767c4e9d, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [3, 2],
- [HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7d68d5c2, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [7, 1, 2, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_7e6a3e89, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_8772086c, /*SLOT0123,VA*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_87adc037, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8e420e4d, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [7, 1, 2, 7, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_90bcc1db, /*SLOT2,VX_DV*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_933f2b39, /*SLOT23,4SLOT_MPY*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL_NOMEM]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_946013d8, /*SLOT0123,VP*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_9a1cab75, /*SLOT01,LOAD,VA,VX_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 3, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9aff7a2a, /*SLOT0,STORE,VA,VX_DV*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE], 0>,
- InstrStage<1, [CVI_MPY01]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_9d1dc972, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9f363d21, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [1, 2, 7, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a02a10a8, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [2, 1, 2, 7],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a0dbea28, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a19b9305, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a28f32b5, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [1, 2, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a69eeee1, /*SLOT01,LOAD,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [7, 1, 2, 7],
- [HVX_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_a7e6707d, /*SLOT0,NOSLOT1,LOAD,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_XLANE]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ab23f776, /*SLOT0,STORE*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST]>], [1, 2, 5],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_abe8c3b2, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ac4046bc, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_af25efd9, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 2, 7, 7],
- [HVX_FWD, Hex_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_b091f1c6, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b28e51aa, /*SLOT0123,4SLOT*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_ALL]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_b4416217, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 7],
- [HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_b9db8205, /*SLOT01,LOAD*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD]>], [9, 3, 2, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb599486, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 7, 5, 5, 2],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c0749f3c, /*SLOT01,LOAD,VA*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_LD], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 1, 2],
- [HVX_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c127de3a, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_c4edf264, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 2],
- [HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c5dba46e, /*SLOT0,STORE,VA*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [1, 2, 7],
- [Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_c7039829, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [3, 2, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_cd94bfe0, /*SLOT23,VS_VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1], 0>,
- InstrStage<1, [CVI_SHIFT, CVI_XLANE]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_cda936da, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_d8287c14, /*SLOT23,VX_DV*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01]>], [9, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_db5555f3, /*SLOT0123,VA_DV*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY01, CVI_XLSHF]>], [9, 7, 7],
- [HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_dcca380f, /*SLOT23,VX*/
- [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_MPY0, CVI_MPY1]>], [9, 5, 2],
- [HVX_FWD, HVX_FWD, Hex_FWD]>,
-
- InstrItinData <tc_dd5b0695, /*SLOT01,ZW*/
- [InstrStage<1, [SLOT0, SLOT1], 0>,
- InstrStage<1, [CVI_ZW]>], [2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_df80eeb0, /*SLOT0123,VP_VS*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
- InstrStage<1, [CVI_XLSHF]>], [9, 7, 5, 5],
- [HVX_FWD, HVX_FWD, HVX_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e2d2e9e5, /*SLOT0,NOSLOT1,STORE,VP*/
- [InstrStage<1, [SLOT0], 0>,
- InstrStage<1, [SLOT1], 0>,
- InstrStage<1, [CVI_ST], 0>,
- InstrStage<1, [CVI_XLANE]>], [3, 1, 2, 5],
- [Hex_FWD, Hex_FWD, Hex_FWD, HVX_FWD]>,
-
- InstrItinData <tc_e2fdd6e6, /*SLOT0123*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [9, 5],
- [HVX_FWD, HVX_FWD]>,
-
InstrItinData <tc_e35c1e93, /*SLOT0123,VA*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_MPY0, CVI_MPY1, CVI_SHIFT, CVI_XLANE]>], [9, 9, 7, 7],
diff --git a/llvm/lib/Target/Hexagon/HexagonDepIICScalar.td b/llvm/lib/Target/Hexagon/HexagonDepIICScalar.td
index 736839bb015b1..a979bafe8e335 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepIICScalar.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepIICScalar.td
@@ -38,13 +38,11 @@ def tc_23708a21 : InstrItinClass;
def tc_2471c1c8 : InstrItinClass;
def tc_24e109c7 : InstrItinClass;
def tc_24f426ab : InstrItinClass;
-def tc_27106296 : InstrItinClass;
def tc_280f7fe1 : InstrItinClass;
def tc_28e55c6f : InstrItinClass;
def tc_2c13e7f5 : InstrItinClass;
def tc_2c3e17fc : InstrItinClass;
def tc_2f573607 : InstrItinClass;
-def tc_33e7e673 : InstrItinClass;
def tc_362b0be2 : InstrItinClass;
def tc_38382228 : InstrItinClass;
def tc_388f9897 : InstrItinClass;
@@ -109,7 +107,6 @@ def tc_7af3a37e : InstrItinClass;
def tc_7b9187d3 : InstrItinClass;
def tc_7c31e19a : InstrItinClass;
def tc_7c6d32e4 : InstrItinClass;
-def tc_7dc63b5c : InstrItinClass;
def tc_7f7f45f5 : InstrItinClass;
def tc_7f8ae742 : InstrItinClass;
def tc_8035e91f : InstrItinClass;
@@ -123,14 +120,12 @@ def tc_8a6d0d94 : InstrItinClass;
def tc_8a825db2 : InstrItinClass;
def tc_8b5bd4f5 : InstrItinClass;
def tc_8e82e8ca : InstrItinClass;
-def tc_8f36a2fd : InstrItinClass;
def tc_9124c04f : InstrItinClass;
def tc_92240447 : InstrItinClass;
def tc_934753bb : InstrItinClass;
def tc_937dd41c : InstrItinClass;
def tc_9406230a : InstrItinClass;
def tc_95a33176 : InstrItinClass;
-def tc_95f43c5e : InstrItinClass;
def tc_96ef76ef : InstrItinClass;
def tc_975a4e54 : InstrItinClass;
def tc_9783714b : InstrItinClass;
@@ -160,7 +155,6 @@ def tc_ac65613f : InstrItinClass;
def tc_addc37a8 : InstrItinClass;
def tc_ae5babd7 : InstrItinClass;
def tc_aee6250c : InstrItinClass;
-def tc_af6af259 : InstrItinClass;
def tc_b1ae5f67 : InstrItinClass;
def tc_b4dc7630 : InstrItinClass;
def tc_b7c4062a : InstrItinClass;
@@ -189,7 +183,6 @@ def tc_dc51281d : InstrItinClass;
def tc_decdde8a : InstrItinClass;
def tc_df5d53f9 : InstrItinClass;
def tc_e3d699e3 : InstrItinClass;
-def tc_e60def48 : InstrItinClass;
def tc_e9170fb7 : InstrItinClass;
def tc_ed03645c : InstrItinClass;
def tc_eed07714 : InstrItinClass;
@@ -203,7 +196,6 @@ def tc_f38f92e1 : InstrItinClass;
def tc_f529831b : InstrItinClass;
def tc_f6e2aff9 : InstrItinClass;
def tc_f7569068 : InstrItinClass;
-def tc_f97707c1 : InstrItinClass;
def tc_f999c66e : InstrItinClass;
def tc_fae9dfa5 : InstrItinClass;
def tc_fedb7e19 : InstrItinClass;
@@ -240,13 +232,11 @@ class DepScalarItinV5 {
InstrItinData <tc_2471c1c8, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_24e109c7, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_24f426ab, [InstrStage<1, [SLOT2, SLOT3]>]>,
- InstrItinData <tc_27106296, [InstrStage<1, [SLOT3]>]>,
InstrItinData <tc_280f7fe1, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_28e55c6f, [InstrStage<1, [SLOT3]>]>,
InstrItinData <tc_2c13e7f5, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_2c3e17fc, [InstrStage<1, [SLOT3]>]>,
InstrItinData <tc_2f573607, [InstrStage<1, [SLOT2]>]>,
- InstrItinData <tc_33e7e673, [InstrStage<1, [SLOT2]>]>,
InstrItinData <tc_362b0be2, [InstrStage<1, [SLOT2]>]>,
InstrItinData <tc_38382228, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_388f9897, [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>]>,
@@ -311,7 +301,6 @@ class DepScalarItinV5 {
InstrItinData <tc_7b9187d3, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_7c31e19a, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_7c6d32e4, [InstrStage<1, [SLOT0, SLOT1]>]>,
- InstrItinData <tc_7dc63b5c, [InstrStage<1, [SLOT3]>]>,
InstrItinData <tc_7f7f45f5, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_7f8ae742, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_8035e91f, [InstrStage<1, [SLOT0, SLOT1]>]>,
@@ -325,14 +314,12 @@ class DepScalarItinV5 {
InstrItinData <tc_8a825db2, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_8b5bd4f5, [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>]>,
InstrItinData <tc_8e82e8ca, [InstrStage<1, [SLOT0, SLOT1]>]>,
- InstrItinData <tc_8f36a2fd, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_9124c04f, [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>]>,
InstrItinData <tc_92240447, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_934753bb, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_937dd41c, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_9406230a, [InstrStage<1, [SLOT3]>]>,
InstrItinData <tc_95a33176, [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>]>,
- InstrItinData <tc_95f43c5e, [InstrStage<1, [SLOT2]>]>,
InstrItinData <tc_96ef76ef, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_975a4e54, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_9783714b, [InstrStage<1, [SLOT2, SLOT3]>]>,
@@ -362,7 +349,6 @@ class DepScalarItinV5 {
InstrItinData <tc_addc37a8, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_ae5babd7, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_aee6250c, [InstrStage<1, [SLOT0, SLOT1]>]>,
- InstrItinData <tc_af6af259, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_b1ae5f67, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_b4dc7630, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_b7c4062a, [InstrStage<1, [SLOT0, SLOT1]>]>,
@@ -391,7 +377,6 @@ class DepScalarItinV5 {
InstrItinData <tc_decdde8a, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_df5d53f9, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_e3d699e3, [InstrStage<1, [SLOT2, SLOT3]>]>,
- InstrItinData <tc_e60def48, [InstrStage<1, [SLOT2]>]>,
InstrItinData <tc_e9170fb7, [InstrStage<1, [SLOT0, SLOT1]>]>,
InstrItinData <tc_ed03645c, [InstrStage<1, [SLOT2]>]>,
InstrItinData <tc_eed07714, [InstrStage<1, [SLOT0, SLOT1]>]>,
@@ -405,7 +390,6 @@ class DepScalarItinV5 {
InstrItinData <tc_f529831b, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_f6e2aff9, [InstrStage<1, [SLOT0]>]>,
InstrItinData <tc_f7569068, [InstrStage<1, [SLOT2, SLOT3]>]>,
- InstrItinData <tc_f97707c1, [InstrStage<1, [SLOT2]>]>,
InstrItinData <tc_f999c66e, [InstrStage<1, [SLOT2, SLOT3]>]>,
InstrItinData <tc_fae9dfa5, [InstrStage<1, [SLOT3]>]>,
InstrItinData <tc_fedb7e19, [InstrStage<1, [SLOT0, SLOT1]>]> ];
@@ -533,10 +517,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT2, SLOT3]>], [1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -557,10 +537,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT2]>], [2, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_2early*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -817,10 +793,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_3x*/
[InstrStage<1, [SLOT2, SLOT3]>], [4, 4, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -873,10 +845,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -901,10 +869,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -1021,10 +985,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -1137,10 +1097,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
@@ -1193,10 +1149,6 @@ class DepScalarItinV55 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 4, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_2early*/
[InstrStage<1, [SLOT2, SLOT3]>], [1, 2],
[Hex_FWD, Hex_FWD]>,
@@ -1333,10 +1285,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT2, SLOT3]>], [1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -1357,10 +1305,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT2]>], [2, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_2early*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -1617,10 +1561,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -1673,10 +1613,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -1701,10 +1637,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -1821,10 +1753,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -1937,10 +1865,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
@@ -1993,10 +1917,6 @@ class DepScalarItinV60 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_2early*/
[InstrStage<1, [SLOT2, SLOT3]>], [1, 2],
[Hex_FWD, Hex_FWD]>,
@@ -2138,10 +2058,6 @@ class DepScalarItinV60se {
InstrStage<1, [CVI_ST]>], [1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -2163,11 +2079,6 @@ class DepScalarItinV60se {
InstrStage<1, [CVI_ST]>], [2, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_ST]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_2early*/
[InstrStage<1, [SLOT2], 0>,
InstrStage<1, [CVI_ST]>], [1],
@@ -2437,10 +2348,6 @@ class DepScalarItinV60se {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -2493,10 +2400,6 @@ class DepScalarItinV60se {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -2521,11 +2424,6 @@ class DepScalarItinV60se {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_ST]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -2645,10 +2543,6 @@ class DepScalarItinV60se {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -2766,11 +2660,6 @@ class DepScalarItinV60se {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_2early*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_ST]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
@@ -2827,11 +2716,6 @@ class DepScalarItinV60se {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2], 0>,
- InstrStage<1, [CVI_ST]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_2early*/
[InstrStage<1, [SLOT2, SLOT3], 0>,
InstrStage<1, [CVI_ST]>], [1, 2],
@@ -2969,10 +2853,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -2993,10 +2873,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT2]>], [2, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -3253,10 +3129,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -3309,10 +3181,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -3337,10 +3205,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -3457,10 +3321,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -3573,10 +3433,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
@@ -3629,10 +3485,6 @@ class DepScalarItinV62 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_2early*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [1, 2],
[Hex_FWD, Hex_FWD]>,
@@ -3769,10 +3621,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -3793,10 +3641,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT2]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -4053,10 +3897,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -4109,10 +3949,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -4137,10 +3973,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -4257,10 +4089,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -4373,10 +4201,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
@@ -4429,10 +4253,6 @@ class DepScalarItinV65 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
@@ -4569,10 +4389,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -4593,10 +4409,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT2]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -4853,10 +4665,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -4909,10 +4717,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -4937,10 +4741,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -5057,10 +4857,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -5173,10 +4969,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
@@ -5229,10 +5021,6 @@ class DepScalarItinV66 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
@@ -5369,10 +5157,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -5393,10 +5177,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT2]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -5653,10 +5433,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -5709,10 +5485,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -5737,10 +5509,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -5857,10 +5625,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -5973,10 +5737,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
@@ -6029,10 +5789,6 @@ class DepScalarItinV67 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
@@ -6169,10 +5925,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -6193,10 +5945,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT2]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -6453,10 +6201,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT0]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -6509,10 +6253,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT0]>], [3, 1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -6537,10 +6277,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -6657,10 +6393,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -6773,10 +6505,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
@@ -6829,10 +6557,6 @@ class DepScalarItinV67T {
[InstrStage<1, [SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
@@ -6969,10 +6693,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -6993,10 +6713,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT2]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -7253,10 +6969,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -7309,10 +7021,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -7337,10 +7045,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -7457,10 +7161,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -7573,10 +7273,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
@@ -7629,10 +7325,6 @@ class DepScalarItinV68 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
@@ -7769,10 +7461,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_280f7fe1, /*tc_st*/
[InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -7793,10 +7481,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT2]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
InstrItinData <tc_362b0be2, /*tc_3*/
[InstrStage<1, [SLOT2]>], [1],
[Hex_FWD]>,
@@ -8053,10 +7737,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_7f7f45f5, /*tc_4x*/
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -8109,10 +7789,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_9124c04f, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
[Hex_FWD, Hex_FWD]>,
@@ -8137,10 +7813,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
[Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
InstrItinData <tc_96ef76ef, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
@@ -8257,10 +7929,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
InstrItinData <tc_b1ae5f67, /*tc_st*/
[InstrStage<1, [SLOT0]>], [1],
[Hex_FWD]>,
@@ -8373,10 +8041,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
[Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_e9170fb7, /*tc_ld*/
[InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
[Hex_FWD, Hex_FWD]>,
@@ -8429,2410 +8093,6 @@ class DepScalarItinV69 {
[InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
[Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_f999c66e, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_fae9dfa5, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_fedb7e19, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>
- ];
-}
-
-class DepScalarItinV71 {
- list<InstrItinData> DepScalarItinV71_list = [
- InstrItinData <tc_011e0e9d, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_01d44cb2, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_01e1be3b, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_02fe1c65, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0655b949, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_075c8dd8, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0a195f2c, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0a6c20ae, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0ba0d5da, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_0dfac0a7, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0fac1eb8, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_112d30d6, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_1242dc2a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_1248597c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_14ab4f41, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_151bf368, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_158aa3f7, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_197dce51, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1981450d, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_1c2c7a4a, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1c7522a8, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1d41f8b7, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1fcb8495, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1fe4ab69, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_20131976, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2237d952, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_23708a21, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [],
- []>,
-
- InstrItinData <tc_2471c1c8, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_24e109c7, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_24f426ab, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_280f7fe1, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_28e55c6f, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c13e7f5, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c3e17fc, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_2f573607, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
- InstrItinData <tc_362b0be2, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_38382228, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_388f9897, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_38e0bae9, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3d14a17b, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3edca78f, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3fbf1042, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_407e96f9, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_40d64c94, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4222e6bf, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_42ff66ba, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_442395f3, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_449acf79, /*tc_latepredstaia*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_44d5a428, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_44fffc58, /*tc_3*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_45791fb8, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_45f9d1be, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_49fdfd4b, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4a55d03c, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4abdbdc6, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4ac61d92, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4bf903b0, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_503ce0f3, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_53c851ab, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5502c366, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55255f2b, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [],
- []>,
-
- InstrItinData <tc_556f6577, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55a9a350, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55b33fda, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_56a124a7, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_57a55b54, /*tc_1*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5944960d, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_59a7822c, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5a4b5e58, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5b347363, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5ceb2f9e, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5da50c4b, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5deb5e47, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5e4cf0e8, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5f2afaf7, /*tc_latepredldaia*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 4, 3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_60e324ff, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_63567288, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4],
- [Hex_FWD]>,
-
- InstrItinData <tc_64b00d8a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_651cbe02, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_65279839, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_65cbd974, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_69bfb303, /*tc_3*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6ae3426b, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6d861a95, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6e20402a, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6f42bc60, /*tc_3stall*/
- [InstrStage<1, [SLOT0]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6fc5dbea, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_711c805f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_713b66bf, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7401744f, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7476d766, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_74a42bda, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_76bb5435, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_77f94a5e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_788b1d09, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7af3a37e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7b9187d3, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7c31e19a, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7c6d32e4, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7f7f45f5, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7f8ae742, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8035e91f, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_822c3c68, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_829d8a86, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_838c4d7a, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_84a7500d, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_86173609, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_887d1bb7, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8a6d0d94, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8a825db2, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8b5bd4f5, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8e82e8ca, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9124c04f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_92240447, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_934753bb, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_937dd41c, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [],
- []>,
-
- InstrItinData <tc_9406230a, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_95a33176, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_96ef76ef, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_975a4e54, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9783714b, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9b34f5e0, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
- InstrItinData <tc_9b3c0462, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9bcfb2ee, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9c52f549, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9e27f2f9, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9e72dc89, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9edb7c77, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9edefe01, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9f6cd987, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a08b630b, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a1297125, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a154b476, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a2b365d2, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a3070909, /*tc_3stall*/
- [InstrStage<1, [SLOT0]>], [1, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a32e03e7, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a38c45dc, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a4e22bbd, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a4ee89db, /*tc_2early*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_a7a13fac, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a7bdb22c, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a9edeffa, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_abfd9a6d, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ac65613f, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_addc37a8, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ae5babd7, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_aee6250c, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b1ae5f67, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_b4dc7630, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b7c4062a, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b837298f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [],
- []>,
-
- InstrItinData <tc_ba9255a6, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb07f2c5, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb831a7c, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bf2ffc0f, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c20701f0, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c21d7447, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c57d9f39, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c818ff7f, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_ce59038e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_cfa0e29b, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d03278fd, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d33e5eee, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d3632d88, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d45ba9cd, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_d57d649c, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_d61dfdc3, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d68dca5c, /*tc_3stall*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d7718fbe, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_db596beb, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_db96aa6b, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_dc51281d, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_decdde8a, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_df5d53f9, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e3d699e3, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_e9170fb7, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ed03645c, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_eed07714, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_eeda4109, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ef921005, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f098b237, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f0cdeccf, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f0e8e832, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f34c1c21, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f38f92e1, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_f529831b, /*tc_latepredstaia*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f6e2aff9, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f7569068, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_f999c66e, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_fae9dfa5, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_fedb7e19, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>
- ];
-}
-
-class DepScalarItinV71T {
- list<InstrItinData> DepScalarItinV71T_list = [
- InstrItinData <tc_011e0e9d, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_01d44cb2, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_01e1be3b, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_02fe1c65, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0655b949, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_075c8dd8, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0a195f2c, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0a6c20ae, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0ba0d5da, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_0dfac0a7, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0fac1eb8, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_112d30d6, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_1242dc2a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_1248597c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_14ab4f41, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_151bf368, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_158aa3f7, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_197dce51, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1981450d, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_1c2c7a4a, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1c7522a8, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1d41f8b7, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1fcb8495, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1fe4ab69, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_20131976, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2237d952, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_23708a21, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [],
- []>,
-
- InstrItinData <tc_2471c1c8, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_24e109c7, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_24f426ab, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_280f7fe1, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_28e55c6f, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c13e7f5, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c3e17fc, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_2f573607, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
- InstrItinData <tc_362b0be2, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_38382228, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_388f9897, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_38e0bae9, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3d14a17b, /*tc_1*/
- [InstrStage<1, [SLOT0]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3edca78f, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3fbf1042, /*tc_1*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_407e96f9, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_40d64c94, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4222e6bf, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_42ff66ba, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_442395f3, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [4, 3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_449acf79, /*tc_latepredstaia*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_44d5a428, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_44fffc58, /*tc_3*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_45791fb8, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_45f9d1be, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_49fdfd4b, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4a55d03c, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4abdbdc6, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4ac61d92, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4bf903b0, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_503ce0f3, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_53c851ab, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5502c366, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55255f2b, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [],
- []>,
-
- InstrItinData <tc_556f6577, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55a9a350, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55b33fda, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_56a124a7, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_57a55b54, /*tc_1*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5944960d, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_59a7822c, /*tc_1*/
- [InstrStage<1, [SLOT0]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5a4b5e58, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5b347363, /*tc_1*/
- [InstrStage<1, [SLOT0]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5ceb2f9e, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5da50c4b, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5deb5e47, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5e4cf0e8, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5f2afaf7, /*tc_latepredldaia*/
- [InstrStage<1, [SLOT0]>], [4, 4, 3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_60e324ff, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_63567288, /*tc_2latepred*/
- [InstrStage<1, [SLOT0]>], [4],
- [Hex_FWD]>,
-
- InstrItinData <tc_64b00d8a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_651cbe02, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_65279839, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_65cbd974, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_69bfb303, /*tc_3*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6ae3426b, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6d861a95, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6e20402a, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6f42bc60, /*tc_3stall*/
- [InstrStage<1, [SLOT0]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6fc5dbea, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_711c805f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_713b66bf, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7401744f, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7476d766, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_74a42bda, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_76bb5435, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_77f94a5e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_788b1d09, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7af3a37e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7b9187d3, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7c31e19a, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7c6d32e4, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7f7f45f5, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 5, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7f8ae742, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8035e91f, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_822c3c68, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_829d8a86, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_838c4d7a, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_84a7500d, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_86173609, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_887d1bb7, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8a6d0d94, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8a825db2, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8b5bd4f5, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8e82e8ca, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9124c04f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_92240447, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_934753bb, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_937dd41c, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_9406230a, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_95a33176, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_96ef76ef, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_975a4e54, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9783714b, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9b34f5e0, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
- InstrItinData <tc_9b3c0462, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9bcfb2ee, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9c52f549, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9e27f2f9, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9e72dc89, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9edb7c77, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9edefe01, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9f6cd987, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a08b630b, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a1297125, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a154b476, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a2b365d2, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a3070909, /*tc_3stall*/
- [InstrStage<1, [SLOT0]>], [1, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a32e03e7, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a38c45dc, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a4e22bbd, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a4ee89db, /*tc_2early*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_a7a13fac, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a7bdb22c, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a9edeffa, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_abfd9a6d, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ac65613f, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_addc37a8, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ae5babd7, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_aee6250c, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b1ae5f67, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_b4dc7630, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b7c4062a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b837298f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [],
- []>,
-
- InstrItinData <tc_ba9255a6, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb07f2c5, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb831a7c, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bf2ffc0f, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c20701f0, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c21d7447, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c57d9f39, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c818ff7f, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_ce59038e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_cfa0e29b, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d03278fd, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d33e5eee, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d3632d88, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d45ba9cd, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_d57d649c, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_d61dfdc3, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d68dca5c, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d7718fbe, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_db596beb, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_db96aa6b, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_dc51281d, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_decdde8a, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_df5d53f9, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e3d699e3, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_e9170fb7, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ed03645c, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_eed07714, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_eeda4109, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ef921005, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f098b237, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f0cdeccf, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f0e8e832, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f34c1c21, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f38f92e1, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_f529831b, /*tc_latepredstaia*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f6e2aff9, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f7569068, /*tc_4x*/
- [InstrStage<1, [SLOT3]>], [5, 5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_f999c66e, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_fae9dfa5, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_fedb7e19, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>
- ];
-}
-
-class DepScalarItinV73 {
- list<InstrItinData> DepScalarItinV73_list = [
- InstrItinData <tc_011e0e9d, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_01d44cb2, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_01e1be3b, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_02fe1c65, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0655b949, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_075c8dd8, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0a195f2c, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0a6c20ae, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0ba0d5da, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_0dfac0a7, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_0fac1eb8, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_112d30d6, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_1242dc2a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_1248597c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_14ab4f41, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_151bf368, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_158aa3f7, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_197dce51, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1981450d, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_1c2c7a4a, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1c7522a8, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1d41f8b7, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1fcb8495, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_1fe4ab69, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_20131976, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2237d952, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_23708a21, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [],
- []>,
-
- InstrItinData <tc_2471c1c8, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_24e109c7, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_24f426ab, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_27106296, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_280f7fe1, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_28e55c6f, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c13e7f5, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_2c3e17fc, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_2f573607, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_33e7e673, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
- InstrItinData <tc_362b0be2, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_38382228, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_388f9897, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_38e0bae9, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3d14a17b, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3edca78f, /*tc_2*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_3fbf1042, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_407e96f9, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_40d64c94, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4222e6bf, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_42ff66ba, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_442395f3, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_449acf79, /*tc_latepredstaia*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_44d5a428, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_44fffc58, /*tc_3*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_45791fb8, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_45f9d1be, /*tc_2early*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_49fdfd4b, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4a55d03c, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4abdbdc6, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4ac61d92, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_4bf903b0, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3],
- [Hex_FWD]>,
-
- InstrItinData <tc_503ce0f3, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_53c851ab, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5502c366, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55255f2b, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [],
- []>,
-
- InstrItinData <tc_556f6577, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55a9a350, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_55b33fda, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_56a124a7, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_57a55b54, /*tc_1*/
- [InstrStage<1, [SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5944960d, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_59a7822c, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5a4b5e58, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5b347363, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5ceb2f9e, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5da50c4b, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5deb5e47, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5e4cf0e8, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_5f2afaf7, /*tc_latepredldaia*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 4, 3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_60e324ff, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_63567288, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4],
- [Hex_FWD]>,
-
- InstrItinData <tc_64b00d8a, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_651cbe02, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_65279839, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_65cbd974, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_69bfb303, /*tc_3*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6ae3426b, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6d861a95, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6e20402a, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6f42bc60, /*tc_3stall*/
- [InstrStage<1, [SLOT0]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_6fc5dbea, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_711c805f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_713b66bf, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7401744f, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7476d766, /*tc_3stall*/
- [InstrStage<1, [SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_74a42bda, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_76bb5435, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_77f94a5e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_788b1d09, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7af3a37e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 3],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7b9187d3, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7c31e19a, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7c6d32e4, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7dc63b5c, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7f7f45f5, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_7f8ae742, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8035e91f, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_822c3c68, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_829d8a86, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_838c4d7a, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_84a7500d, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_86173609, /*tc_2latepred*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_887d1bb7, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8a6d0d94, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8a825db2, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8b5bd4f5, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8e82e8ca, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_8f36a2fd, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9124c04f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_92240447, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_934753bb, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_937dd41c, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [],
- []>,
-
- InstrItinData <tc_9406230a, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_95a33176, /*tc_2*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_95f43c5e, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_96ef76ef, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_975a4e54, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 3, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9783714b, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9b34f5e0, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [],
- []>,
-
- InstrItinData <tc_9b3c0462, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9bcfb2ee, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9c52f549, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9e27f2f9, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9e72dc89, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9edb7c77, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9edefe01, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_9f6cd987, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a08b630b, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a1297125, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a154b476, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a2b365d2, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a3070909, /*tc_3stall*/
- [InstrStage<1, [SLOT0]>], [1, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a32e03e7, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a38c45dc, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a4e22bbd, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a4ee89db, /*tc_2early*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_a7a13fac, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a7bdb22c, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_a9edeffa, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_abfd9a6d, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ac65613f, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_addc37a8, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ae5babd7, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_aee6250c, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_af6af259, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b1ae5f67, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_b4dc7630, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 1, 2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b7c4062a, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 3, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_b837298f, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [],
- []>,
-
- InstrItinData <tc_ba9255a6, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb07f2c5, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [3, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bb831a7c, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_bf2ffc0f, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c20701f0, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c21d7447, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c57d9f39, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_c818ff7f, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [],
- []>,
-
- InstrItinData <tc_ce59038e, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_cfa0e29b, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [2, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d03278fd, /*tc_st*/
- [InstrStage<1, [SLOT0, SLOT1]>], [2, 1, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d33e5eee, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d3632d88, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d45ba9cd, /*tc_ld*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_d57d649c, /*tc_3stall*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_d61dfdc3, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d68dca5c, /*tc_3stall*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_d7718fbe, /*tc_3x*/
- [InstrStage<1, [SLOT3]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_db596beb, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_db96aa6b, /*tc_st*/
- [InstrStage<1, [SLOT0]>], [1],
- [Hex_FWD]>,
-
- InstrItinData <tc_dc51281d, /*tc_3*/
- [InstrStage<1, [SLOT2]>], [2, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_decdde8a, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_df5d53f9, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e3d699e3, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_e60def48, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_e9170fb7, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ed03645c, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_eed07714, /*tc_ld*/
- [InstrStage<1, [SLOT0, SLOT1]>], [4, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_eeda4109, /*tc_1*/
- [InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_ef921005, /*tc_1*/
- [InstrStage<1, [SLOT2, SLOT3]>], [3, 2],
- [Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f098b237, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f0cdeccf, /*tc_3x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 1, 1, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f0e8e832, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f34c1c21, /*tc_2*/
- [InstrStage<1, [SLOT2, SLOT3]>], [4, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f38f92e1, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [2],
- [Hex_FWD]>,
-
- InstrItinData <tc_f529831b, /*tc_latepredstaia*/
- [InstrStage<1, [SLOT0]>], [4, 3, 1, 2, 3],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f6e2aff9, /*tc_newvjump*/
- [InstrStage<1, [SLOT0]>], [3, 2, 2],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f7569068, /*tc_4x*/
- [InstrStage<1, [SLOT2, SLOT3]>], [5, 5, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD, Hex_FWD]>,
-
- InstrItinData <tc_f97707c1, /*tc_1*/
- [InstrStage<1, [SLOT2]>], [2],
- [Hex_FWD]>,
-
InstrItinData <tc_f999c66e, /*tc_1*/
[InstrStage<1, [SLOT0, SLOT1, SLOT2, SLOT3]>], [2, 2],
[Hex_FWD, Hex_FWD]>,
diff --git a/llvm/lib/Target/Hexagon/HexagonDepITypes.h b/llvm/lib/Target/Hexagon/HexagonDepITypes.h
index b180c9b3d8e4b..54e046d5536a8 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepITypes.h
+++ b/llvm/lib/Target/Hexagon/HexagonDepITypes.h
@@ -8,6 +8,7 @@
// Automatically generated file, do not edit!
//===----------------------------------------------------------------------===//
+
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPITYPES_H
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPITYPES_H
diff --git a/llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td b/llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td
index 2ea6f7941afb3..65d36924ba483 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepInstrFormats.td
@@ -44,14 +44,6 @@ class Enc_041d7b : OpcodeHexagon {
let Inst{13-13} = n1{1-1};
let Inst{8-8} = n1{0-0};
}
-class Enc_046afa : OpcodeHexagon {
- bits <1> Mu2;
- let Inst{13-13} = Mu2{0-0};
- bits <5> Vss32;
- let Inst{4-0} = Vss32{4-0};
- bits <5> Rx32;
- let Inst{20-16} = Rx32{4-0};
-}
class Enc_04c959 : OpcodeHexagon {
bits <2> Ii;
let Inst{13-13} = Ii{1-1};
@@ -906,10 +898,6 @@ class Enc_3fc427 : OpcodeHexagon {
bits <5> Vxx32;
let Inst{4-0} = Vxx32{4-0};
}
-class Enc_403871 : OpcodeHexagon {
- bits <5> Rx32;
- let Inst{20-16} = Rx32{4-0};
-}
class Enc_405228 : OpcodeHexagon {
bits <11> Ii;
let Inst{21-20} = Ii{10-9};
@@ -1353,14 +1341,6 @@ class Enc_5eac98 : OpcodeHexagon {
bits <5> Rdd32;
let Inst{4-0} = Rdd32{4-0};
}
-class Enc_5eb169 : OpcodeHexagon {
- bits <3> Ii;
- let Inst{10-8} = Ii{2-0};
- bits <5> Vdd32;
- let Inst{4-0} = Vdd32{4-0};
- bits <5> Rx32;
- let Inst{20-16} = Rx32{4-0};
-}
class Enc_607661 : OpcodeHexagon {
bits <6> Ii;
let Inst{12-7} = Ii{5-0};
@@ -1414,15 +1394,6 @@ class Enc_6339d5 : OpcodeHexagon {
bits <5> Rt32;
let Inst{4-0} = Rt32{4-0};
}
-class Enc_634460 : OpcodeHexagon {
- bits <4> Ii;
- let Inst{13-13} = Ii{3-3};
- let Inst{10-8} = Ii{2-0};
- bits <5> Rt32;
- let Inst{20-16} = Rt32{4-0};
- bits <5> Vdd32;
- let Inst{4-0} = Vdd32{4-0};
-}
class Enc_63eaeb : OpcodeHexagon {
bits <2> Ii;
let Inst{1-0} = Ii{1-0};
@@ -1800,14 +1771,6 @@ class Enc_800e04 : OpcodeHexagon {
let Inst{25-22} = n1{4-1};
let Inst{13-13} = n1{0-0};
}
-class Enc_80296d : OpcodeHexagon {
- bits <5> Rs32;
- let Inst{12-8} = Rs32{4-0};
- bits <5> Rtt32;
- let Inst{20-16} = Rtt32{4-0};
- bits <5> Rd32;
- let Inst{4-0} = Rd32{4-0};
-}
class Enc_802dc0 : OpcodeHexagon {
bits <1> Ii;
let Inst{8-8} = Ii{0-0};
@@ -1828,14 +1791,6 @@ class Enc_8203bb : OpcodeHexagon {
bits <5> Rs32;
let Inst{20-16} = Rs32{4-0};
}
-class Enc_829a68 : OpcodeHexagon {
- bits <1> Mu2;
- let Inst{13-13} = Mu2{0-0};
- bits <5> Vdd32;
- let Inst{4-0} = Vdd32{4-0};
- bits <5> Rx32;
- let Inst{20-16} = Rx32{4-0};
-}
class Enc_830e5d : OpcodeHexagon {
bits <8> Ii;
let Inst{12-5} = Ii{7-0};
@@ -2526,14 +2481,6 @@ class Enc_b00112 : OpcodeHexagon {
bits <5> Rtt32;
let Inst{12-8} = Rtt32{4-0};
}
-class Enc_b025d6 : OpcodeHexagon {
- bits <3> Ii;
- let Inst{10-8} = Ii{2-0};
- bits <5> Vss32;
- let Inst{4-0} = Vss32{4-0};
- bits <5> Rx32;
- let Inst{20-16} = Rx32{4-0};
-}
class Enc_b05839 : OpcodeHexagon {
bits <7> Ii;
let Inst{8-5} = Ii{6-3};
@@ -2725,15 +2672,6 @@ class Enc_b97f71 : OpcodeHexagon {
bits <5> Rx32;
let Inst{20-16} = Rx32{4-0};
}
-class Enc_b98b95 : OpcodeHexagon {
- bits <4> Ii;
- let Inst{13-13} = Ii{3-3};
- let Inst{10-8} = Ii{2-0};
- bits <5> Rt32;
- let Inst{20-16} = Rt32{4-0};
- bits <5> Vss32;
- let Inst{4-0} = Vss32{4-0};
-}
class Enc_b9c5fb : OpcodeHexagon {
bits <5> Rss32;
let Inst{20-16} = Rss32{4-0};
@@ -2796,12 +2734,6 @@ class Enc_be32a5 : OpcodeHexagon {
bits <5> Rdd32;
let Inst{4-0} = Rdd32{4-0};
}
-class Enc_bea5da : OpcodeHexagon {
- bits <10> Ii;
- let Inst{17-16} = Ii{9-8};
- let Inst{12-8} = Ii{7-3};
- let Inst{4-2} = Ii{2-0};
-}
class Enc_bfbf03 : OpcodeHexagon {
bits <2> Qs4;
let Inst{9-8} = Qs4{1-0};
@@ -2897,14 +2829,6 @@ class Enc_c85e2a : OpcodeHexagon {
bits <5> Rd32;
let Inst{4-0} = Rd32{4-0};
}
-class Enc_c89067 : OpcodeHexagon {
- bits <5> Rtt32;
- let Inst{20-16} = Rtt32{4-0};
- bits <5> Rdd32;
- let Inst{4-0} = Rdd32{4-0};
- bits <5> Rx32;
- let Inst{12-8} = Rx32{4-0};
-}
class Enc_c90aca : OpcodeHexagon {
bits <8> Ii;
let Inst{12-5} = Ii{7-0};
@@ -3030,11 +2954,6 @@ class Enc_cf1927 : OpcodeHexagon {
bits <5> Rx32;
let Inst{20-16} = Rx32{4-0};
}
-class Enc_d0fe02 : OpcodeHexagon {
- bits <5> Rxx32;
- let Inst{20-16} = Rxx32{4-0};
- bits <0> sgp10;
-}
class Enc_d15d19 : OpcodeHexagon {
bits <1> Mu2;
let Inst{13-13} = Mu2{0-0};
@@ -3619,14 +3538,6 @@ class Enc_fb6577 : OpcodeHexagon {
bits <5> Rd32;
let Inst{4-0} = Rd32{4-0};
}
-class Enc_fc4562 : OpcodeHexagon {
- bits <5> Rs32;
- let Inst{12-8} = Rs32{4-0};
- bits <5> Rtt32;
- let Inst{20-16} = Rtt32{4-0};
- bits <5> Rdd32;
- let Inst{4-0} = Rdd32{4-0};
-}
class Enc_fcf7a7 : OpcodeHexagon {
bits <5> Rss32;
let Inst{20-16} = Rss32{4-0};
diff --git a/llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td b/llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td
index 636e155e21807..c029882665842 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepInstrInfo.td
@@ -4959,18 +4959,6 @@ let Defs = [PC, R31];
let hasSideEffects = 1;
let isTaken = Inst{12};
}
-def J2_callrh : HInst<
-(outs),
-(ins IntRegs:$Rs32),
-"callrh $Rs32",
-tc_95f43c5e, TypeJ>, Enc_ecbcc8, Requires<[HasV73]> {
-let Inst{13-0} = 0b00000000000000;
-let Inst{31-21} = 0b01010000110;
-let isCall = 1;
-let prefersSlot3 = 1;
-let cofMax1 = 1;
-let Defs = [PC, R31];
-}
def J2_callrt : HInst<
(outs),
(ins PredRegs:$Pu4, IntRegs:$Rs32),
@@ -5320,19 +5308,6 @@ let cofMax1 = 1;
let Defs = [PC];
let isTaken = Inst{12};
}
-def J2_jumprh : HInst<
-(outs),
-(ins IntRegs:$Rs32),
-"jumprh $Rs32",
-tc_f97707c1, TypeJ>, Enc_ecbcc8, Requires<[HasV73]> {
-let Inst{13-0} = 0b00000000000000;
-let Inst{31-21} = 0b01010010110;
-let isTerminator = 1;
-let isIndirectBranch = 1;
-let isBranch = 1;
-let cofMax1 = 1;
-let Defs = [PC];
-}
def J2_jumprltez : HInst<
(outs),
(ins IntRegs:$Rs32, b13_2Imm:$Ii),
@@ -5705,13 +5680,13 @@ let opExtentAlign = 2;
}
def J2_pause : HInst<
(outs),
-(ins u10_0Imm:$Ii),
+(ins u8_0Imm:$Ii),
"pause(#$Ii)",
-tc_d57d649c, TypeJ>, Enc_bea5da {
+tc_d57d649c, TypeJ>, Enc_a51a9a {
let Inst{1-0} = 0b00;
let Inst{7-5} = 0b000;
let Inst{13-13} = 0b0;
-let Inst{31-18} = 0b01010100010000;
+let Inst{31-16} = 0b0101010001000000;
let isSolo = 1;
}
def J2_ploop1si : HInst<
@@ -5863,15 +5838,6 @@ let hasSideEffects = 1;
let isPseudo = 1;
let isCodeGenOnly = 1;
}
-def J2_unpause : HInst<
-(outs),
-(ins),
-"unpause",
-tc_33e7e673, TypeJ>, Enc_e3b0c4, Requires<[HasV73]> {
-let Inst{13-0} = 0b01000000000000;
-let Inst{31-16} = 0b0101011111100000;
-let isSolo = 1;
-}
def J4_cmpeq_f_jumpnv_nt : HInst<
(outs),
(ins IntRegs:$Ns8, IntRegs:$Rt32, b30_2Imm:$Ii),
@@ -8528,7 +8494,7 @@ def J4_hintjumpr : HInst<
(outs),
(ins IntRegs:$Rs32),
"hintjr($Rs32)",
-tc_e60def48, TypeJ>, Enc_ecbcc8 {
+tc_60e324ff, TypeJ>, Enc_ecbcc8 {
let Inst{13-0} = 0b00000000000000;
let Inst{31-21} = 0b01010010101;
let isTerminator = 1;
@@ -13809,18 +13775,6 @@ tc_e9170fb7, TypeMAPPING>, Requires<[HasV65]> {
let isPseudo = 1;
let isCodeGenOnly = 1;
}
-def L6_linecpy : HInst<
-(outs DoubleRegs:$Rdd32),
-(ins IntRegs:$Rs32, DoubleRegs:$Rtt32),
-"$Rdd32 = linecpy($Rs32,$Rtt32)",
-tc_8f36a2fd, TypeLD>, Enc_fc4562, Requires<[HasV73]> {
-let Inst{7-5} = 0b001;
-let Inst{13-13} = 0b0;
-let Inst{31-21} = 0b10011001111;
-let mayLoad = 1;
-let isSolo = 1;
-let mayStore = 1;
-}
def L6_memcpy : HInst<
(outs),
(ins IntRegs:$Rs32, IntRegs:$Rt32, ModRegs:$Mu2),
@@ -13832,33 +13786,6 @@ let mayLoad = 1;
let isSolo = 1;
let mayStore = 1;
}
-def L6_movlen : HInst<
-(outs IntRegs:$Rd32),
-(ins IntRegs:$Rs32, DoubleRegs:$Rtt32),
-"$Rd32 = movlen($Rs32,$Rtt32)",
-tc_5a4b5e58, TypeCR>, Enc_80296d, Requires<[HasV73]> {
-let Inst{7-5} = 0b010;
-let Inst{13-13} = 0b0;
-let Inst{31-21} = 0b01101111111;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isSolo = 1;
-}
-def L6_pmemcpy : HInst<
-(outs DoubleRegs:$Rdd32, IntRegs:$Rx32),
-(ins IntRegs:$Rx32in, DoubleRegs:$Rtt32),
-"$Rdd32 = pmemcpy($Rx32,$Rtt32)",
-tc_af6af259, TypeLD>, Enc_c89067, Requires<[HasV73]> {
-let Inst{7-5} = 0b000;
-let Inst{13-13} = 0b0;
-let Inst{31-21} = 0b10011001111;
-let hasNewValue = 1;
-let opNewValue = 1;
-let mayLoad = 1;
-let isSolo = 1;
-let mayStore = 1;
-let Constraints = "$Rx32 = $Rx32in";
-}
def L6_return_map_to_raw : HInst<
(outs),
(ins),
@@ -26814,31 +26741,6 @@ let isCodeGenOnly = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
-def V6_dbl_ld0 : HInst<
-(outs HvxWR:$Vdd32),
-(ins IntRegs:$Rt32),
-"$Vdd32 = vmem($Rt32)",
-PSEUDO, TypeMAPPING>, Requires<[UseHVXV73]> {
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVLoad = 1;
-let isCVI = 1;
-let mayLoad = 1;
-let isPseudo = 1;
-let isCodeGenOnly = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_dbl_st0 : HInst<
-(outs),
-(ins IntRegs:$Rt32, HvxWR:$Vss32),
-"vmem($Rt32) = $Vss32",
-PSEUDO, TypeMAPPING>, Requires<[UseHVXV73]> {
-let isCVI = 1;
-let mayStore = 1;
-let isPseudo = 1;
-let isCodeGenOnly = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_extractw : HInst<
(outs IntRegs:$Rd32),
(ins HvxVR:$Vu32, IntRegs:$Rs32),
@@ -26850,8 +26752,6 @@ let Inst{31-21} = 0b10010010000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let isSolo = 1;
let mayLoad = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -27145,8 +27045,6 @@ let Inst{31-16} = 0b0001111000000011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_pred_or : HInst<
@@ -27572,7 +27470,6 @@ let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_ai";
@@ -27596,7 +27493,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_ai";
@@ -27620,7 +27516,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_ai";
@@ -27643,7 +27538,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_pi";
@@ -27666,7 +27560,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_ppu";
@@ -27688,7 +27581,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_pi";
@@ -27711,7 +27603,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_ppu";
@@ -27734,7 +27625,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_ai";
@@ -27756,7 +27646,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_pi";
@@ -27778,7 +27667,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_cur_ppu";
@@ -27800,7 +27688,6 @@ let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_ai";
@@ -27822,7 +27709,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_pi";
@@ -27844,7 +27730,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_ppu";
@@ -27865,7 +27750,6 @@ let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -27890,7 +27774,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -27915,7 +27798,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -27939,7 +27821,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -27963,7 +27844,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -27986,7 +27866,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28010,7 +27889,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28034,7 +27912,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28057,7 +27934,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28080,7 +27956,6 @@ let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
let CVINew = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28103,7 +27978,6 @@ let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28126,7 +28000,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28149,7 +28022,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28171,7 +28043,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28195,7 +28066,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28219,7 +28089,6 @@ let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28241,7 +28110,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28263,7 +28131,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isNonTemporal = 1;
let isRestrictNoSlot1Store = 1;
@@ -28489,7 +28356,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_pi";
@@ -28512,7 +28378,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_ppu";
@@ -28535,7 +28400,6 @@ let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_ai";
@@ -28556,7 +28420,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_pi";
@@ -28577,7 +28440,6 @@ let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let isRestrictNoSlot1Store = 1;
let BaseOpcode = "V6_vL32b_ppu";
@@ -28779,64 +28641,6 @@ let BaseOpcode = "V6_vL32b_tmp_ppu";
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Rx32 = $Rx32in";
}
-def V6_vL64b_ai : HInst<
-(outs HvxWR:$Vdd32),
-(ins IntRegs:$Rt32, s4_0Imm:$Ii),
-"$Vdd32 = vmem($Rt32+#$Ii)",
-tc_0390c1ca, TypeCVI_VM_LD>, Enc_634460, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b011;
-let Inst{12-11} = 0b00;
-let Inst{31-21} = 0b00101000010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let addrMode = BaseImmOffset;
-let accessSize = HVXVectorAccess;
-let isCVLoad = 1;
-let isCVI = 1;
-let isHVXALU = 1;
-let mayLoad = 1;
-let isRestrictNoSlot1Store = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_vL64b_pi : HInst<
-(outs HvxWR:$Vdd32, IntRegs:$Rx32),
-(ins IntRegs:$Rx32in, s3_0Imm:$Ii),
-"$Vdd32 = vmem($Rx32++#$Ii)",
-tc_9a1cab75, TypeCVI_VM_LD>, Enc_5eb169, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b011;
-let Inst{13-11} = 0b000;
-let Inst{31-21} = 0b00101001010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let addrMode = PostInc;
-let accessSize = HVXVectorAccess;
-let isCVLoad = 1;
-let isCVI = 1;
-let isHVXALU = 1;
-let mayLoad = 1;
-let isRestrictNoSlot1Store = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Rx32 = $Rx32in";
-}
-def V6_vL64b_ppu : HInst<
-(outs HvxWR:$Vdd32, IntRegs:$Rx32),
-(ins IntRegs:$Rx32in, ModRegs:$Mu2),
-"$Vdd32 = vmem($Rx32++$Mu2)",
-tc_9a1cab75, TypeCVI_VM_LD>, Enc_829a68, Requires<[UseHVXV73]> {
-let Inst{12-5} = 0b00000011;
-let Inst{31-21} = 0b00101011010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let addrMode = PostInc;
-let accessSize = HVXVectorAccess;
-let isCVLoad = 1;
-let isCVI = 1;
-let isHVXALU = 1;
-let mayLoad = 1;
-let isRestrictNoSlot1Store = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Rx32 = $Rx32in";
-}
def V6_vS32Ub_ai : HInst<
(outs),
(ins IntRegs:$Rt32, s4_0Imm:$Ii, HvxVR:$Vs32),
@@ -28998,7 +28802,6 @@ let Inst{31-21} = 0b00101000001;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ai";
let CextOpcode = "V6_vS32b";
@@ -29204,7 +29007,6 @@ let isPredicatedFalse = 1;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ai";
let isNVStorable = 1;
@@ -29223,7 +29025,6 @@ let isPredicatedFalse = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_pi";
let isNVStorable = 1;
@@ -29242,7 +29043,6 @@ let isPredicatedFalse = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ppu";
let isNVStorable = 1;
@@ -29259,7 +29059,6 @@ let Inst{31-21} = 0b00101000100;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -29274,7 +29073,6 @@ let Inst{31-21} = 0b00101001100;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Rx32 = $Rx32in";
@@ -29289,7 +29087,6 @@ let Inst{31-21} = 0b00101011100;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Rx32 = $Rx32in";
@@ -29305,7 +29102,6 @@ let Inst{31-21} = 0b00101000011;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ai";
@@ -29521,7 +29317,6 @@ let isPredicatedFalse = 1;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ai";
@@ -29541,7 +29336,6 @@ let isPredicatedFalse = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_pi";
@@ -29561,7 +29355,6 @@ let isPredicatedFalse = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ppu";
@@ -29579,7 +29372,6 @@ let Inst{31-21} = 0b00101000110;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -29595,7 +29387,6 @@ let Inst{31-21} = 0b00101001110;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -29611,7 +29402,6 @@ let Inst{31-21} = 0b00101011110;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -29628,7 +29418,6 @@ let Inst{31-21} = 0b00101001011;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_pi";
@@ -29648,7 +29437,6 @@ let Inst{31-21} = 0b00101011011;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ppu";
@@ -29668,7 +29456,6 @@ let isPredicated = 1;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ai";
@@ -29687,7 +29474,6 @@ let isPredicated = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_pi";
@@ -29706,7 +29492,6 @@ let isPredicated = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ppu";
@@ -29724,7 +29509,6 @@ let Inst{31-21} = 0b00101000110;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -29740,7 +29524,6 @@ let Inst{31-21} = 0b00101001110;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -29756,7 +29539,6 @@ let Inst{31-21} = 0b00101011110;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let isNonTemporal = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
@@ -29773,7 +29555,6 @@ let Inst{31-21} = 0b00101001001;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_pi";
let CextOpcode = "V6_vS32b";
@@ -29792,7 +29573,6 @@ let Inst{31-21} = 0b00101011001;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ppu";
let isNVStorable = 1;
@@ -29811,7 +29591,6 @@ let isPredicated = 1;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ai";
let isNVStorable = 1;
@@ -29829,7 +29608,6 @@ let isPredicated = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_pi";
let isNVStorable = 1;
@@ -29847,7 +29625,6 @@ let isPredicated = 1;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let BaseOpcode = "V6_vS32b_ppu";
let isNVStorable = 1;
@@ -29864,7 +29641,6 @@ let Inst{31-21} = 0b00101000100;
let addrMode = BaseImmOffset;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -29879,7 +29655,6 @@ let Inst{31-21} = 0b00101001100;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Rx32 = $Rx32in";
@@ -29894,7 +29669,6 @@ let Inst{31-21} = 0b00101011100;
let addrMode = PostInc;
let accessSize = HVXVectorAccess;
let isCVI = 1;
-let isHVXALU = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Rx32 = $Rx32in";
@@ -29945,52 +29719,6 @@ let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Rx32 = $Rx32in";
}
-def V6_vS64b_ai : HInst<
-(outs),
-(ins IntRegs:$Rt32, s4_0Imm:$Ii, HvxWR:$Vss32),
-"vmem($Rt32+#$Ii) = $Vss32",
-tc_9aff7a2a, TypeCVI_VM_ST>, Enc_b98b95, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b010;
-let Inst{12-11} = 0b00;
-let Inst{31-21} = 0b00101000011;
-let addrMode = BaseImmOffset;
-let accessSize = HVXVectorAccess;
-let isCVI = 1;
-let isHVXALU = 1;
-let mayStore = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_vS64b_pi : HInst<
-(outs IntRegs:$Rx32),
-(ins IntRegs:$Rx32in, s3_0Imm:$Ii, HvxWR:$Vss32),
-"vmem($Rx32++#$Ii) = $Vss32",
-tc_227864f7, TypeCVI_VM_ST>, Enc_b025d6, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b010;
-let Inst{13-11} = 0b000;
-let Inst{31-21} = 0b00101001011;
-let addrMode = PostInc;
-let accessSize = HVXVectorAccess;
-let isCVI = 1;
-let isHVXALU = 1;
-let mayStore = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Rx32 = $Rx32in";
-}
-def V6_vS64b_ppu : HInst<
-(outs IntRegs:$Rx32),
-(ins IntRegs:$Rx32in, ModRegs:$Mu2, HvxWR:$Vss32),
-"vmem($Rx32++$Mu2) = $Vss32",
-tc_227864f7, TypeCVI_VM_ST>, Enc_046afa, Requires<[UseHVXV73]> {
-let Inst{12-5} = 0b00000010;
-let Inst{31-21} = 0b00101011011;
-let addrMode = PostInc;
-let accessSize = HVXVectorAccess;
-let isCVI = 1;
-let isHVXALU = 1;
-let mayStore = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Rx32 = $Rx32in";
-}
def V6_vabs_hf : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32),
@@ -30028,8 +29756,6 @@ let Inst{31-16} = 0b0001111000000001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vabsb_alt : HInst<
@@ -30055,8 +29781,6 @@ let Inst{31-16} = 0b0001111000000001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vabsb_sat_alt : HInst<
@@ -30182,8 +29906,6 @@ let Inst{31-16} = 0b0001111000000000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vabsh_alt : HInst<
@@ -30209,8 +29931,6 @@ let Inst{31-16} = 0b0001111000000000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vabsh_sat_alt : HInst<
@@ -30272,8 +29992,6 @@ let Inst{31-16} = 0b0001111000000000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vabsw_alt : HInst<
@@ -30299,8 +30017,6 @@ let Inst{31-16} = 0b0001111000000000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vabsw_sat_alt : HInst<
@@ -30406,19 +30122,6 @@ let opNewValue = 0;
let isCVI = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vadd_sf_bf : HInst<
-(outs HvxWR:$Vdd32),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vdd32.sf = vadd($Vu32.bf,$Vv32.bf)",
-tc_d8287c14, TypeCVI_VX_DV>, Enc_71bb9b, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b110;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vadd_sf_hf : HInst<
(outs HvxWR:$Vdd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
@@ -30456,8 +30159,6 @@ let Inst{31-21} = 0b00011111101;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddb_alt : HInst<
@@ -30510,8 +30211,6 @@ let hasNewValue = 1;
let opNewValue = 0;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -30542,8 +30241,6 @@ let hasNewValue = 1;
let opNewValue = 0;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -30572,8 +30269,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddbsat_alt : HInst<
@@ -30624,8 +30319,6 @@ let Inst{31-21} = 0b00011100101;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -30639,9 +30332,9 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011101101;
let hasNewValue = 1;
let opNewValue = 0;
+let hasNewValue2 = 1;
+let opNewValue2 = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddcarrysat : HInst<
@@ -30655,8 +30348,6 @@ let Inst{31-21} = 0b00011101100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddclbh : HInst<
@@ -30696,8 +30387,6 @@ let Inst{31-21} = 0b00011111101;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddh_alt : HInst<
@@ -30750,8 +30439,6 @@ let hasNewValue = 1;
let opNewValue = 0;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -30782,8 +30469,6 @@ let hasNewValue = 1;
let opNewValue = 0;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -30812,8 +30497,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddhsat_alt : HInst<
@@ -30972,8 +30655,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddubsat_alt : HInst<
@@ -31024,8 +30705,6 @@ let Inst{31-21} = 0b00011110101;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vadduhsat : HInst<
@@ -31039,8 +30718,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vadduhsat_alt : HInst<
@@ -31145,8 +30822,6 @@ let Inst{31-21} = 0b00011111011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vadduwsat_alt : HInst<
@@ -31197,8 +30872,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddw_alt : HInst<
@@ -31251,8 +30924,6 @@ let hasNewValue = 1;
let opNewValue = 0;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -31283,8 +30954,6 @@ let hasNewValue = 1;
let opNewValue = 0;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -31313,8 +30982,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vaddwsat_alt : HInst<
@@ -31390,8 +31057,6 @@ let Inst{31-21} = 0b00011100001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vandnqrt : HInst<
@@ -31514,8 +31179,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vandvqv : HInst<
@@ -31530,8 +31193,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vandvrt : HInst<
@@ -31963,7 +31624,6 @@ let Inst{31-21} = 0b00011101000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let hasUnaryRestriction = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vasrvuhubsat : HInst<
@@ -31977,7 +31637,6 @@ let Inst{31-21} = 0b00011101000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let hasUnaryRestriction = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vasrvwuhrndsat : HInst<
@@ -31991,7 +31650,6 @@ let Inst{31-21} = 0b00011101000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let hasUnaryRestriction = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vasrvwuhsat : HInst<
@@ -32005,7 +31663,6 @@ let Inst{31-21} = 0b00011101000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let hasUnaryRestriction = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vasrw : HInst<
@@ -32163,7 +31820,6 @@ let Inst{31-16} = 0b0001111000000011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vassign_fp : HInst<
@@ -32183,7 +31839,7 @@ def V6_vassign_tmp : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32),
"$Vd32.tmp = $Vu32",
-tc_e2fdd6e6, TypeCVI_VX>, Enc_e7581c, Requires<[UseHVXV69]> {
+tc_2120355e, TypeCVI_VX>, Enc_e7581c, Requires<[UseHVXV69]> {
let Inst{7-5} = 0b110;
let Inst{13-13} = 0b0;
let Inst{31-16} = 0b0001111000000001;
@@ -32215,8 +31871,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgb_alt : HInst<
@@ -32242,8 +31896,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgbrnd_alt : HInst<
@@ -32269,8 +31921,6 @@ let Inst{31-21} = 0b00011100110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgh_alt : HInst<
@@ -32296,8 +31946,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavghrnd_alt : HInst<
@@ -32323,8 +31971,6 @@ let Inst{31-21} = 0b00011100110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgub_alt : HInst<
@@ -32350,8 +31996,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgubrnd_alt : HInst<
@@ -32377,8 +32021,6 @@ let Inst{31-21} = 0b00011100110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavguh_alt : HInst<
@@ -32404,8 +32046,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavguhrnd_alt : HInst<
@@ -32431,8 +32071,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavguw_alt : HInst<
@@ -32458,8 +32096,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavguwrnd_alt : HInst<
@@ -32485,8 +32121,6 @@ let Inst{31-21} = 0b00011100110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgw_alt : HInst<
@@ -32512,8 +32146,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vavgwrnd_alt : HInst<
@@ -32604,7 +32236,6 @@ let isPredicated = 1;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vcombine : HInst<
@@ -32625,7 +32256,7 @@ def V6_vcombine_tmp : HInst<
(outs HvxWR:$Vdd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
"$Vdd32.tmp = vcombine($Vu32,$Vv32)",
-tc_531b383c, TypeCVI_VX>, Enc_71bb9b, Requires<[UseHVXV69]> {
+tc_aa047364, TypeCVI_VX>, Enc_71bb9b, Requires<[UseHVXV69]> {
let Inst{7-5} = 0b111;
let Inst{13-13} = 0b0;
let Inst{31-21} = 0b00011110101;
@@ -32635,32 +32266,6 @@ let isCVI = 1;
let hasHvxTmp = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vconv_h_hf : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32),
-"$Vd32.h = $Vu32.hf",
-tc_51d0ecc3, TypeCVI_VS>, Enc_e7581c, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b010;
-let Inst{13-13} = 0b1;
-let Inst{31-16} = 0b0001111000000101;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_vconv_hf_h : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32),
-"$Vd32.hf = $Vu32.h",
-tc_51d0ecc3, TypeCVI_VS>, Enc_e7581c, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b100;
-let Inst{13-13} = 0b1;
-let Inst{31-16} = 0b0001111000000101;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vconv_hf_qf16 : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32),
@@ -32700,32 +32305,6 @@ let opNewValue = 0;
let isCVI = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vconv_sf_w : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32),
-"$Vd32.sf = $Vu32.w",
-tc_51d0ecc3, TypeCVI_VS>, Enc_e7581c, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b011;
-let Inst{13-13} = 0b1;
-let Inst{31-16} = 0b0001111000000101;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_vconv_w_sf : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32),
-"$Vd32.w = $Vu32.sf",
-tc_51d0ecc3, TypeCVI_VS>, Enc_e7581c, Requires<[UseHVXV73]> {
-let Inst{7-5} = 0b001;
-let Inst{13-13} = 0b1;
-let Inst{31-16} = 0b0001111000000101;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vcvt_b_hf : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
@@ -32739,19 +32318,6 @@ let opNewValue = 0;
let isCVI = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vcvt_bf_sf : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vd32.bf = vcvt($Vu32.sf,$Vv32.sf)",
-tc_c127de3a, TypeCVI_VX>, Enc_45364e, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b011;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vcvt_h_hf : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32),
@@ -33589,8 +33155,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_veqb_and : HInst<
@@ -33602,8 +33166,6 @@ let Inst{7-2} = 0b000000;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33617,8 +33179,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33631,8 +33191,6 @@ let Inst{7-2} = 0b100000;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33647,8 +33205,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_veqh_and : HInst<
@@ -33660,8 +33216,6 @@ let Inst{7-2} = 0b000001;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33675,8 +33229,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33689,8 +33241,6 @@ let Inst{7-2} = 0b100001;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33705,8 +33255,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_veqw_and : HInst<
@@ -33718,8 +33266,6 @@ let Inst{7-2} = 0b000010;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33733,8 +33279,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33747,8 +33291,6 @@ let Inst{7-2} = 0b100010;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33842,7 +33384,6 @@ let opNewValue = 0;
let accessSize = HalfWordAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let Defs = [VTMP];
let DecoderNamespace = "EXT_mmvec";
@@ -33859,7 +33400,6 @@ let opNewValue = 0;
let accessSize = HalfWordAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let Defs = [VTMP];
let DecoderNamespace = "EXT_mmvec";
@@ -33908,7 +33448,6 @@ let opNewValue = 0;
let accessSize = WordAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let Defs = [VTMP];
let DecoderNamespace = "EXT_mmvec";
@@ -33925,7 +33464,6 @@ let opNewValue = 0;
let accessSize = WordAccess;
let isCVLoad = 1;
let isCVI = 1;
-let isHVXALU = 1;
let mayLoad = 1;
let Defs = [VTMP];
let DecoderNamespace = "EXT_mmvec";
@@ -33941,8 +33479,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgtb_and : HInst<
@@ -33954,8 +33490,6 @@ let Inst{7-2} = 0b000100;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33969,8 +33503,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -33983,66 +33515,6 @@ let Inst{7-2} = 0b100100;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Qx4 = $Qx4in";
-}
-def V6_vgtbf : HInst<
-(outs HvxQR:$Qd4),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Qd4 = vcmp.gt($Vu32.bf,$Vv32.bf)",
-tc_56c4f9fe, TypeCVI_VA>, Enc_95441f, Requires<[UseHVXV73,UseHVXQFloat]> {
-let Inst{7-2} = 0b011110;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011100100;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_vgtbf_and : HInst<
-(outs HvxQR:$Qx4),
-(ins HvxQR:$Qx4in, HvxVR:$Vu32, HvxVR:$Vv32),
-"$Qx4 &= vcmp.gt($Vu32.bf,$Vv32.bf)",
-tc_257f6f7c, TypeCVI_VA>, Enc_eaa9f8, Requires<[UseHVXV73,UseHVXQFloat]> {
-let Inst{7-2} = 0b110100;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011100100;
-let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Qx4 = $Qx4in";
-}
-def V6_vgtbf_or : HInst<
-(outs HvxQR:$Qx4),
-(ins HvxQR:$Qx4in, HvxVR:$Vu32, HvxVR:$Vv32),
-"$Qx4 |= vcmp.gt($Vu32.bf,$Vv32.bf)",
-tc_257f6f7c, TypeCVI_VA>, Enc_eaa9f8, Requires<[UseHVXV73,UseHVXQFloat]> {
-let Inst{7-2} = 0b001110;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011100100;
-let isAccumulator = 1;
-let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Qx4 = $Qx4in";
-}
-def V6_vgtbf_xor : HInst<
-(outs HvxQR:$Qx4),
-(ins HvxQR:$Qx4in, HvxVR:$Vu32, HvxVR:$Vv32),
-"$Qx4 ^= vcmp.gt($Vu32.bf,$Vv32.bf)",
-tc_257f6f7c, TypeCVI_VA>, Enc_eaa9f8, Requires<[UseHVXV73,UseHVXQFloat]> {
-let Inst{7-2} = 0b111100;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011100100;
-let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34057,8 +33529,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgth_and : HInst<
@@ -34070,8 +33540,6 @@ let Inst{7-2} = 0b000101;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34085,8 +33553,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34099,8 +33565,6 @@ let Inst{7-2} = 0b100101;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34115,8 +33579,6 @@ let Inst{31-21} = 0b00011100100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgthf_and : HInst<
@@ -34128,8 +33590,6 @@ let Inst{7-2} = 0b110011;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34143,8 +33603,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34157,8 +33615,6 @@ let Inst{7-2} = 0b111011;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34173,8 +33629,6 @@ let Inst{31-21} = 0b00011100100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgtsf_and : HInst<
@@ -34186,8 +33640,6 @@ let Inst{7-2} = 0b110010;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34201,8 +33653,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34215,8 +33665,6 @@ let Inst{7-2} = 0b111010;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34231,8 +33679,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgtub_and : HInst<
@@ -34244,8 +33690,6 @@ let Inst{7-2} = 0b001000;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34259,8 +33703,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34273,8 +33715,6 @@ let Inst{7-2} = 0b101000;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34289,8 +33729,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgtuh_and : HInst<
@@ -34302,8 +33740,6 @@ let Inst{7-2} = 0b001001;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34317,8 +33753,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34331,8 +33765,6 @@ let Inst{7-2} = 0b101001;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34347,8 +33779,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgtuw_and : HInst<
@@ -34360,8 +33790,6 @@ let Inst{7-2} = 0b001010;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34375,8 +33803,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34389,8 +33815,6 @@ let Inst{7-2} = 0b101010;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34405,8 +33829,6 @@ let Inst{31-21} = 0b00011111100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vgtw_and : HInst<
@@ -34418,8 +33840,6 @@ let Inst{7-2} = 0b000110;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34433,8 +33853,6 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34447,8 +33865,6 @@ let Inst{7-2} = 0b100110;
let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011100100;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -34771,19 +34187,6 @@ let opNewValue = 0;
let isCVI = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vmax_bf : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vd32.bf = vmax($Vu32.bf,$Vv32.bf)",
-tc_cda936da, TypeCVI_VX_LATE>, Enc_45364e, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b111;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vmax_hf : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
@@ -34795,8 +34198,6 @@ let Inst{31-21} = 0b00011111110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmax_sf : HInst<
@@ -34810,8 +34211,6 @@ let Inst{31-21} = 0b00011111110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmaxb : HInst<
@@ -34825,8 +34224,6 @@ let Inst{31-21} = 0b00011111001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmaxb_alt : HInst<
@@ -34852,8 +34249,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmaxh_alt : HInst<
@@ -34879,8 +34274,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmaxub_alt : HInst<
@@ -34906,8 +34299,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmaxuh_alt : HInst<
@@ -34933,8 +34324,6 @@ let Inst{31-21} = 0b00011111001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmaxw_alt : HInst<
@@ -34949,19 +34338,6 @@ let isPseudo = 1;
let isCodeGenOnly = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vmin_bf : HInst<
-(outs HvxVR:$Vd32),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vd32.bf = vmin($Vu32.bf,$Vv32.bf)",
-tc_cda936da, TypeCVI_VX_LATE>, Enc_45364e, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b000;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vmin_hf : HInst<
(outs HvxVR:$Vd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
@@ -34973,8 +34349,6 @@ let Inst{31-21} = 0b00011111110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vmin_sf : HInst<
@@ -34988,8 +34362,6 @@ let Inst{31-21} = 0b00011111110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vminb : HInst<
@@ -35003,8 +34375,6 @@ let Inst{31-21} = 0b00011111001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vminb_alt : HInst<
@@ -35030,8 +34400,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vminh_alt : HInst<
@@ -35057,8 +34425,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vminub_alt : HInst<
@@ -35084,8 +34450,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vminuh_alt : HInst<
@@ -35111,8 +34475,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vminw_alt : HInst<
@@ -35567,34 +34929,6 @@ let opNewValue = 0;
let isCVI = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vmpy_sf_bf : HInst<
-(outs HvxWR:$Vdd32),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vdd32.sf = vmpy($Vu32.bf,$Vv32.bf)",
-tc_d8287c14, TypeCVI_VX_DV>, Enc_71bb9b, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b100;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
-def V6_vmpy_sf_bf_acc : HInst<
-(outs HvxWR:$Vxx32),
-(ins HvxWR:$Vxx32in, HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vxx32.sf += vmpy($Vu32.bf,$Vv32.bf)",
-tc_08a4f1b6, TypeCVI_VX_DV>, Enc_3fc427, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b000;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101000;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isAccumulator = 1;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-let Constraints = "$Vxx32 = $Vxx32in";
-}
def V6_vmpy_sf_hf : HInst<
(outs HvxWR:$Vdd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
@@ -36882,8 +36216,6 @@ let Inst{31-21} = 0b00011110111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vnavgb : HInst<
@@ -36897,8 +36229,6 @@ let Inst{31-21} = 0b00011111000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vnavgb_alt : HInst<
@@ -36924,8 +36254,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vnavgh_alt : HInst<
@@ -36951,8 +36279,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vnavgub_alt : HInst<
@@ -36978,8 +36304,6 @@ let Inst{31-21} = 0b00011100111;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vnavgw_alt : HInst<
@@ -37022,7 +36346,6 @@ let isPredicatedFalse = 1;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vnormamth : HInst<
@@ -37086,8 +36409,6 @@ let Inst{31-16} = 0b0001111000000000;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vor : HInst<
@@ -37101,8 +36422,6 @@ let Inst{31-21} = 0b00011100001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vpackeb : HInst<
@@ -38406,8 +37725,6 @@ let Inst{31-21} = 0b00011101100;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsathub : HInst<
@@ -38421,8 +37738,6 @@ let Inst{31-21} = 0b00011111011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsathub_alt : HInst<
@@ -38448,8 +37763,6 @@ let Inst{31-21} = 0b00011111001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsatuwuh_alt : HInst<
@@ -38475,8 +37788,6 @@ let Inst{31-21} = 0b00011111011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsatwh_alt : HInst<
@@ -38525,8 +37836,6 @@ let Inst{7-5} = 0b001;
let Inst{31-21} = 0b00101111001;
let accessSize = HalfWordAccess;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -38540,8 +37849,6 @@ let Inst{31-21} = 0b00101111001;
let accessSize = HalfWordAccess;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -38575,8 +37882,6 @@ let Inst{7-7} = 0b1;
let Inst{31-21} = 0b00101111100;
let accessSize = HalfWordAccess;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -38636,8 +37941,6 @@ let Inst{7-5} = 0b000;
let Inst{31-21} = 0b00101111001;
let accessSize = WordAccess;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -38651,8 +37954,6 @@ let Inst{31-21} = 0b00101111001;
let accessSize = WordAccess;
let isAccumulator = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -38717,8 +38018,6 @@ let Inst{7-7} = 0b0;
let Inst{31-21} = 0b00101111100;
let accessSize = WordAccess;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let mayStore = 1;
let DecoderNamespace = "EXT_mmvec";
}
@@ -38768,8 +38067,6 @@ let Inst{31-21} = 0b00011111010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vshufeh_alt : HInst<
@@ -38836,8 +38133,6 @@ let Inst{31-21} = 0b00011111010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vshuffeb_alt : HInst<
@@ -38888,8 +38183,6 @@ let Inst{31-21} = 0b00011111010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vshuffob_alt : HInst<
@@ -38978,8 +38271,6 @@ let Inst{31-21} = 0b00011111010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vshufoh_alt : HInst<
@@ -39085,19 +38376,6 @@ let opNewValue = 0;
let isCVI = 1;
let DecoderNamespace = "EXT_mmvec";
}
-def V6_vsub_sf_bf : HInst<
-(outs HvxWR:$Vdd32),
-(ins HvxVR:$Vu32, HvxVR:$Vv32),
-"$Vdd32.sf = vsub($Vu32.bf,$Vv32.bf)",
-tc_d8287c14, TypeCVI_VX_DV>, Enc_71bb9b, Requires<[UseHVXV73,UseHVXIEEEFP]> {
-let Inst{7-5} = 0b101;
-let Inst{13-13} = 0b1;
-let Inst{31-21} = 0b00011101010;
-let hasNewValue = 1;
-let opNewValue = 0;
-let isCVI = 1;
-let DecoderNamespace = "EXT_mmvec";
-}
def V6_vsub_sf_hf : HInst<
(outs HvxWR:$Vdd32),
(ins HvxVR:$Vu32, HvxVR:$Vv32),
@@ -39135,8 +38413,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubb_alt : HInst<
@@ -39188,8 +38464,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -39218,8 +38492,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -39247,8 +38519,6 @@ let Inst{31-21} = 0b00011111001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubbsat_alt : HInst<
@@ -39299,8 +38569,6 @@ let Inst{31-21} = 0b00011100101;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Qx4 = $Qx4in";
}
@@ -39314,9 +38582,9 @@ let Inst{13-13} = 0b1;
let Inst{31-21} = 0b00011101101;
let hasNewValue = 1;
let opNewValue = 0;
+let hasNewValue2 = 1;
+let opNewValue2 = 1;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubh : HInst<
@@ -39330,8 +38598,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubh_alt : HInst<
@@ -39383,8 +38649,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -39413,8 +38677,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -39442,8 +38704,6 @@ let Inst{31-21} = 0b00011100011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubhsat_alt : HInst<
@@ -39544,8 +38804,6 @@ let Inst{31-21} = 0b00011100011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsububsat_alt : HInst<
@@ -39596,8 +38854,6 @@ let Inst{31-21} = 0b00011110101;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubuhsat : HInst<
@@ -39611,8 +38867,6 @@ let Inst{31-21} = 0b00011100011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubuhsat_alt : HInst<
@@ -39688,8 +38942,6 @@ let Inst{31-21} = 0b00011111110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubuwsat_alt : HInst<
@@ -39740,8 +38992,6 @@ let Inst{31-21} = 0b00011100010;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubw_alt : HInst<
@@ -39793,8 +39043,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -39823,8 +39071,6 @@ let Inst{31-24} = 0b00011110;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
let Constraints = "$Vx32 = $Vx32in";
}
@@ -39852,8 +39098,6 @@ let Inst{31-21} = 0b00011100011;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vsubwsat_alt : HInst<
@@ -40337,8 +39581,6 @@ let Inst{31-21} = 0b00011100001;
let hasNewValue = 1;
let opNewValue = 0;
let isCVI = 1;
-let isHVXALU = 1;
-let isHVXALU2SRC = 1;
let DecoderNamespace = "EXT_mmvec";
}
def V6_vzb : HInst<
@@ -40532,24 +39774,11 @@ let Inst{13-0} = 0b00000000000000;
let Inst{31-16} = 0b0110110000100000;
let isSolo = 1;
}
-def Y2_crswap0 : HInst<
-(outs IntRegs:$Rx32),
-(ins IntRegs:$Rx32in),
-"crswap($Rx32,sgp0)",
-tc_7dc63b5c, TypeCR>, Enc_403871 {
-let Inst{13-0} = 0b00000000000000;
-let Inst{31-21} = 0b01100101000;
-let hasNewValue = 1;
-let opNewValue = 0;
-let Uses = [SGP0];
-let Defs = [SGP0];
-let Constraints = "$Rx32 = $Rx32in";
-}
def Y2_crswap_old : HInst<
(outs IntRegs:$Rx32),
(ins IntRegs:$Rx32in),
"crswap($Rx32,sgp)",
-tc_7dc63b5c, TypeMAPPING> {
+PSEUDO, TypeMAPPING> {
let hasNewValue = 1;
let opNewValue = 0;
let isPseudo = 1;
@@ -40689,30 +39918,6 @@ let Inst{13-0} = 0b00000000000000;
let Inst{31-21} = 0b01100100010;
let isSolo = 1;
}
-def Y4_crswap1 : HInst<
-(outs IntRegs:$Rx32),
-(ins IntRegs:$Rx32in),
-"crswap($Rx32,sgp1)",
-tc_7dc63b5c, TypeCR>, Enc_403871 {
-let Inst{13-0} = 0b00000000000000;
-let Inst{31-21} = 0b01100101001;
-let hasNewValue = 1;
-let opNewValue = 0;
-let Uses = [SGP1];
-let Defs = [SGP1];
-let Constraints = "$Rx32 = $Rx32in";
-}
-def Y4_crswap10 : HInst<
-(outs DoubleRegs:$Rxx32),
-(ins DoubleRegs:$Rxx32in, sgp10Const:$sgp10),
-"crswap($Rxx32,$sgp10)",
-tc_27106296, TypeCR>, Enc_d0fe02 {
-let Inst{13-0} = 0b00000000000000;
-let Inst{31-21} = 0b01101101100;
-let Uses = [SGP0, SGP1];
-let Defs = [SGP0, SGP1];
-let Constraints = "$Rxx32 = $Rxx32in";
-}
def Y4_l2fetch : HInst<
(outs),
(ins IntRegs:$Rs32, IntRegs:$Rt32),
@@ -40897,7 +40102,7 @@ def dup_A2_add : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, IntRegs:$Rt32),
"$Rd32 = add($Rs32,$Rt32)",
-tc_388f9897, TypeALU32_3op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_3op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40907,7 +40112,7 @@ def dup_A2_addi : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s32_0Imm:$Ii),
"$Rd32 = add($Rs32,#$Ii)",
-tc_388f9897, TypeALU32_ADDI>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_ADDI>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40922,7 +40127,7 @@ def dup_A2_andir : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s32_0Imm:$Ii),
"$Rd32 = and($Rs32,#$Ii)",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40937,7 +40142,7 @@ def dup_A2_combineii : HInst<
(outs DoubleRegs:$Rdd32),
(ins s32_0Imm:$Ii, s8_0Imm:$II),
"$Rdd32 = combine(#$Ii,#$II)",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let AsmVariantName = "NonParsable";
let isPseudo = 1;
let isExtendable = 1;
@@ -40950,7 +40155,7 @@ def dup_A2_sxtb : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32),
"$Rd32 = sxtb($Rs32)",
-tc_9124c04f, TypeALU32_2op>, Requires<[HasV73]> {
+tc_9124c04f, TypeALU32_2op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40960,7 +40165,7 @@ def dup_A2_sxth : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32),
"$Rd32 = sxth($Rs32)",
-tc_9124c04f, TypeALU32_2op>, Requires<[HasV73]> {
+tc_9124c04f, TypeALU32_2op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40970,7 +40175,7 @@ def dup_A2_tfr : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32),
"$Rd32 = $Rs32",
-tc_9124c04f, TypeALU32_2op>, Requires<[HasV73]> {
+tc_9124c04f, TypeALU32_2op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40980,7 +40185,7 @@ def dup_A2_tfrsi : HInst<
(outs IntRegs:$Rd32),
(ins s32_0Imm:$Ii),
"$Rd32 = #$Ii",
-tc_9124c04f, TypeALU32_2op>, Requires<[HasV73]> {
+tc_9124c04f, TypeALU32_2op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -40995,7 +40200,7 @@ def dup_A2_zxtb : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32),
"$Rd32 = zxtb($Rs32)",
-PSEUDO, TypeMAPPING>, Requires<[HasV73]> {
+PSEUDO, TypeMAPPING>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -41005,7 +40210,7 @@ def dup_A2_zxth : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32),
"$Rd32 = zxth($Rs32)",
-tc_9124c04f, TypeALU32_2op>, Requires<[HasV73]> {
+tc_9124c04f, TypeALU32_2op>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let AsmVariantName = "NonParsable";
@@ -41015,7 +40220,7 @@ def dup_A4_combineii : HInst<
(outs DoubleRegs:$Rdd32),
(ins s8_0Imm:$Ii, u32_0Imm:$II),
"$Rdd32 = combine(#$Ii,#$II)",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let AsmVariantName = "NonParsable";
let isPseudo = 1;
let isExtendable = 1;
@@ -41028,7 +40233,7 @@ def dup_A4_combineir : HInst<
(outs DoubleRegs:$Rdd32),
(ins s32_0Imm:$Ii, IntRegs:$Rs32),
"$Rdd32 = combine(#$Ii,$Rs32)",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let AsmVariantName = "NonParsable";
let isPseudo = 1;
let isExtendable = 1;
@@ -41041,7 +40246,7 @@ def dup_A4_combineri : HInst<
(outs DoubleRegs:$Rdd32),
(ins IntRegs:$Rs32, s32_0Imm:$Ii),
"$Rdd32 = combine($Rs32,#$Ii)",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let AsmVariantName = "NonParsable";
let isPseudo = 1;
let isExtendable = 1;
@@ -41054,7 +40259,7 @@ def dup_C2_cmoveif : HInst<
(outs IntRegs:$Rd32),
(ins PredRegs:$Pu4, s32_0Imm:$Ii),
"if (!$Pu4) $Rd32 = #$Ii",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let isPredicated = 1;
let isPredicatedFalse = 1;
let hasNewValue = 1;
@@ -41071,7 +40276,7 @@ def dup_C2_cmoveit : HInst<
(outs IntRegs:$Rd32),
(ins PredRegs:$Pu4, s32_0Imm:$Ii),
"if ($Pu4) $Rd32 = #$Ii",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let isPredicated = 1;
let hasNewValue = 1;
let opNewValue = 0;
@@ -41087,7 +40292,7 @@ def dup_C2_cmovenewif : HInst<
(outs IntRegs:$Rd32),
(ins PredRegs:$Pu4, s32_0Imm:$Ii),
"if (!$Pu4.new) $Rd32 = #$Ii",
-tc_4ac61d92, TypeALU32_2op>, Requires<[HasV73]> {
+tc_4ac61d92, TypeALU32_2op>, Requires<[HasV69]> {
let isPredicated = 1;
let isPredicatedFalse = 1;
let hasNewValue = 1;
@@ -41105,7 +40310,7 @@ def dup_C2_cmovenewit : HInst<
(outs IntRegs:$Rd32),
(ins PredRegs:$Pu4, s32_0Imm:$Ii),
"if ($Pu4.new) $Rd32 = #$Ii",
-tc_4ac61d92, TypeALU32_2op>, Requires<[HasV73]> {
+tc_4ac61d92, TypeALU32_2op>, Requires<[HasV69]> {
let isPredicated = 1;
let hasNewValue = 1;
let opNewValue = 0;
@@ -41122,7 +40327,7 @@ def dup_C2_cmpeqi : HInst<
(outs PredRegs:$Pd4),
(ins IntRegs:$Rs32, s32_0Imm:$Ii),
"$Pd4 = cmp.eq($Rs32,#$Ii)",
-tc_388f9897, TypeALU32_2op>, Requires<[HasV73]> {
+tc_388f9897, TypeALU32_2op>, Requires<[HasV69]> {
let AsmVariantName = "NonParsable";
let isPseudo = 1;
let isExtendable = 1;
@@ -41135,7 +40340,7 @@ def dup_L2_deallocframe : HInst<
(outs DoubleRegs:$Rdd32),
(ins IntRegs:$Rs32),
"$Rdd32 = deallocframe($Rs32):raw",
-tc_aee6250c, TypeLD>, Requires<[HasV73]> {
+tc_aee6250c, TypeLD>, Requires<[HasV69]> {
let accessSize = DoubleWordAccess;
let AsmVariantName = "NonParsable";
let mayLoad = 1;
@@ -41147,7 +40352,7 @@ def dup_L2_loadrb_io : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s32_0Imm:$Ii),
"$Rd32 = memb($Rs32+#$Ii)",
-tc_eed07714, TypeLD>, Requires<[HasV73]> {
+tc_eed07714, TypeLD>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let addrMode = BaseImmOffset;
@@ -41165,7 +40370,7 @@ def dup_L2_loadrd_io : HInst<
(outs DoubleRegs:$Rdd32),
(ins IntRegs:$Rs32, s29_3Imm:$Ii),
"$Rdd32 = memd($Rs32+#$Ii)",
-tc_eed07714, TypeLD>, Requires<[HasV73]> {
+tc_eed07714, TypeLD>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = DoubleWordAccess;
let AsmVariantName = "NonParsable";
@@ -41181,7 +40386,7 @@ def dup_L2_loadrh_io : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s31_1Imm:$Ii),
"$Rd32 = memh($Rs32+#$Ii)",
-tc_eed07714, TypeLD>, Requires<[HasV73]> {
+tc_eed07714, TypeLD>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let addrMode = BaseImmOffset;
@@ -41199,7 +40404,7 @@ def dup_L2_loadri_io : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s30_2Imm:$Ii),
"$Rd32 = memw($Rs32+#$Ii)",
-tc_eed07714, TypeLD>, Requires<[HasV73]> {
+tc_eed07714, TypeLD>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let addrMode = BaseImmOffset;
@@ -41217,7 +40422,7 @@ def dup_L2_loadrub_io : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s32_0Imm:$Ii),
"$Rd32 = memub($Rs32+#$Ii)",
-tc_eed07714, TypeLD>, Requires<[HasV73]> {
+tc_eed07714, TypeLD>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let addrMode = BaseImmOffset;
@@ -41235,7 +40440,7 @@ def dup_L2_loadruh_io : HInst<
(outs IntRegs:$Rd32),
(ins IntRegs:$Rs32, s31_1Imm:$Ii),
"$Rd32 = memuh($Rs32+#$Ii)",
-tc_eed07714, TypeLD>, Requires<[HasV73]> {
+tc_eed07714, TypeLD>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let addrMode = BaseImmOffset;
@@ -41253,7 +40458,7 @@ def dup_S2_allocframe : HInst<
(outs IntRegs:$Rx32),
(ins IntRegs:$Rx32in, u11_3Imm:$Ii),
"allocframe($Rx32,#$Ii):raw",
-tc_74a42bda, TypeST>, Requires<[HasV73]> {
+tc_74a42bda, TypeST>, Requires<[HasV69]> {
let hasNewValue = 1;
let opNewValue = 0;
let addrMode = BaseImmOffset;
@@ -41269,7 +40474,7 @@ def dup_S2_storerb_io : HInst<
(outs),
(ins IntRegs:$Rs32, s32_0Imm:$Ii, IntRegs:$Rt32),
"memb($Rs32+#$Ii) = $Rt32",
-tc_a9edeffa, TypeST>, Requires<[HasV73]> {
+tc_a9edeffa, TypeST>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = ByteAccess;
let AsmVariantName = "NonParsable";
@@ -41285,7 +40490,7 @@ def dup_S2_storerd_io : HInst<
(outs),
(ins IntRegs:$Rs32, s29_3Imm:$Ii, DoubleRegs:$Rtt32),
"memd($Rs32+#$Ii) = $Rtt32",
-tc_a9edeffa, TypeST>, Requires<[HasV73]> {
+tc_a9edeffa, TypeST>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = DoubleWordAccess;
let AsmVariantName = "NonParsable";
@@ -41301,7 +40506,7 @@ def dup_S2_storerh_io : HInst<
(outs),
(ins IntRegs:$Rs32, s31_1Imm:$Ii, IntRegs:$Rt32),
"memh($Rs32+#$Ii) = $Rt32",
-tc_a9edeffa, TypeST>, Requires<[HasV73]> {
+tc_a9edeffa, TypeST>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = HalfWordAccess;
let AsmVariantName = "NonParsable";
@@ -41317,7 +40522,7 @@ def dup_S2_storeri_io : HInst<
(outs),
(ins IntRegs:$Rs32, s30_2Imm:$Ii, IntRegs:$Rt32),
"memw($Rs32+#$Ii) = $Rt32",
-tc_a9edeffa, TypeST>, Requires<[HasV73]> {
+tc_a9edeffa, TypeST>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = WordAccess;
let AsmVariantName = "NonParsable";
@@ -41333,7 +40538,7 @@ def dup_S4_storeirb_io : HInst<
(outs),
(ins IntRegs:$Rs32, u6_0Imm:$Ii, s32_0Imm:$II),
"memb($Rs32+#$Ii) = #$II",
-tc_838c4d7a, TypeV4LDST>, Requires<[HasV73]> {
+tc_838c4d7a, TypeV4LDST>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = ByteAccess;
let AsmVariantName = "NonParsable";
@@ -41349,7 +40554,7 @@ def dup_S4_storeiri_io : HInst<
(outs),
(ins IntRegs:$Rs32, u6_2Imm:$Ii, s32_0Imm:$II),
"memw($Rs32+#$Ii) = #$II",
-tc_838c4d7a, TypeV4LDST>, Requires<[HasV73]> {
+tc_838c4d7a, TypeV4LDST>, Requires<[HasV69]> {
let addrMode = BaseImmOffset;
let accessSize = WordAccess;
let AsmVariantName = "NonParsable";
diff --git a/llvm/lib/Target/Hexagon/HexagonDepInstrIntrinsics.inc b/llvm/lib/Target/Hexagon/HexagonDepInstrIntrinsics.inc
index 42562e670683d..0944092c416b3 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepInstrIntrinsics.inc
+++ b/llvm/lib/Target/Hexagon/HexagonDepInstrIntrinsics.inc
@@ -1015,7 +1015,6 @@
{Hexagon::V6_vadd_qf32, Intrinsic::hexagon_V6_vadd_qf32, Intrinsic::hexagon_V6_vadd_qf32_128B},
{Hexagon::V6_vadd_qf32_mix, Intrinsic::hexagon_V6_vadd_qf32_mix, Intrinsic::hexagon_V6_vadd_qf32_mix_128B},
{Hexagon::V6_vadd_sf, Intrinsic::hexagon_V6_vadd_sf, Intrinsic::hexagon_V6_vadd_sf_128B},
-{Hexagon::V6_vadd_sf_bf, Intrinsic::hexagon_V6_vadd_sf_bf, Intrinsic::hexagon_V6_vadd_sf_bf_128B},
{Hexagon::V6_vadd_sf_hf, Intrinsic::hexagon_V6_vadd_sf_hf, Intrinsic::hexagon_V6_vadd_sf_hf_128B},
{Hexagon::V6_vadd_sf_sf, Intrinsic::hexagon_V6_vadd_sf_sf, Intrinsic::hexagon_V6_vadd_sf_sf_128B},
{Hexagon::V6_vaddb, Intrinsic::hexagon_V6_vaddb, Intrinsic::hexagon_V6_vaddb_128B},
@@ -1113,15 +1112,10 @@
{Hexagon::V6_vcl0h, Intrinsic::hexagon_V6_vcl0h, Intrinsic::hexagon_V6_vcl0h_128B},
{Hexagon::V6_vcl0w, Intrinsic::hexagon_V6_vcl0w, Intrinsic::hexagon_V6_vcl0w_128B},
{Hexagon::V6_vcombine, Intrinsic::hexagon_V6_vcombine, Intrinsic::hexagon_V6_vcombine_128B},
-{Hexagon::V6_vconv_h_hf, Intrinsic::hexagon_V6_vconv_h_hf, Intrinsic::hexagon_V6_vconv_h_hf_128B},
-{Hexagon::V6_vconv_hf_h, Intrinsic::hexagon_V6_vconv_hf_h, Intrinsic::hexagon_V6_vconv_hf_h_128B},
{Hexagon::V6_vconv_hf_qf16, Intrinsic::hexagon_V6_vconv_hf_qf16, Intrinsic::hexagon_V6_vconv_hf_qf16_128B},
{Hexagon::V6_vconv_hf_qf32, Intrinsic::hexagon_V6_vconv_hf_qf32, Intrinsic::hexagon_V6_vconv_hf_qf32_128B},
{Hexagon::V6_vconv_sf_qf32, Intrinsic::hexagon_V6_vconv_sf_qf32, Intrinsic::hexagon_V6_vconv_sf_qf32_128B},
-{Hexagon::V6_vconv_sf_w, Intrinsic::hexagon_V6_vconv_sf_w, Intrinsic::hexagon_V6_vconv_sf_w_128B},
-{Hexagon::V6_vconv_w_sf, Intrinsic::hexagon_V6_vconv_w_sf, Intrinsic::hexagon_V6_vconv_w_sf_128B},
{Hexagon::V6_vcvt_b_hf, Intrinsic::hexagon_V6_vcvt_b_hf, Intrinsic::hexagon_V6_vcvt_b_hf_128B},
-{Hexagon::V6_vcvt_bf_sf, Intrinsic::hexagon_V6_vcvt_bf_sf, Intrinsic::hexagon_V6_vcvt_bf_sf_128B},
{Hexagon::V6_vcvt_h_hf, Intrinsic::hexagon_V6_vcvt_h_hf, Intrinsic::hexagon_V6_vcvt_h_hf_128B},
{Hexagon::V6_vcvt_hf_b, Intrinsic::hexagon_V6_vcvt_hf_b, Intrinsic::hexagon_V6_vcvt_hf_b_128B},
{Hexagon::V6_vcvt_hf_h, Intrinsic::hexagon_V6_vcvt_hf_h, Intrinsic::hexagon_V6_vcvt_hf_h_128B},
@@ -1188,10 +1182,6 @@
{Hexagon::V6_vgtb_and, Intrinsic::hexagon_V6_vgtb_and, Intrinsic::hexagon_V6_vgtb_and_128B},
{Hexagon::V6_vgtb_or, Intrinsic::hexagon_V6_vgtb_or, Intrinsic::hexagon_V6_vgtb_or_128B},
{Hexagon::V6_vgtb_xor, Intrinsic::hexagon_V6_vgtb_xor, Intrinsic::hexagon_V6_vgtb_xor_128B},
-{Hexagon::V6_vgtbf, Intrinsic::hexagon_V6_vgtbf, Intrinsic::hexagon_V6_vgtbf_128B},
-{Hexagon::V6_vgtbf_and, Intrinsic::hexagon_V6_vgtbf_and, Intrinsic::hexagon_V6_vgtbf_and_128B},
-{Hexagon::V6_vgtbf_or, Intrinsic::hexagon_V6_vgtbf_or, Intrinsic::hexagon_V6_vgtbf_or_128B},
-{Hexagon::V6_vgtbf_xor, Intrinsic::hexagon_V6_vgtbf_xor, Intrinsic::hexagon_V6_vgtbf_xor_128B},
{Hexagon::V6_vgth, Intrinsic::hexagon_V6_vgth, Intrinsic::hexagon_V6_vgth_128B},
{Hexagon::V6_vgth_and, Intrinsic::hexagon_V6_vgth_and, Intrinsic::hexagon_V6_vgth_and_128B},
{Hexagon::V6_vgth_or, Intrinsic::hexagon_V6_vgth_or, Intrinsic::hexagon_V6_vgth_or_128B},
@@ -1239,7 +1229,6 @@
{Hexagon::V6_vlutvwh_oracc, Intrinsic::hexagon_V6_vlutvwh_oracc, Intrinsic::hexagon_V6_vlutvwh_oracc_128B},
{Hexagon::V6_vlutvwh_oracci, Intrinsic::hexagon_V6_vlutvwh_oracci, Intrinsic::hexagon_V6_vlutvwh_oracci_128B},
{Hexagon::V6_vlutvwhi, Intrinsic::hexagon_V6_vlutvwhi, Intrinsic::hexagon_V6_vlutvwhi_128B},
-{Hexagon::V6_vmax_bf, Intrinsic::hexagon_V6_vmax_bf, Intrinsic::hexagon_V6_vmax_bf_128B},
{Hexagon::V6_vmax_hf, Intrinsic::hexagon_V6_vmax_hf, Intrinsic::hexagon_V6_vmax_hf_128B},
{Hexagon::V6_vmax_sf, Intrinsic::hexagon_V6_vmax_sf, Intrinsic::hexagon_V6_vmax_sf_128B},
{Hexagon::V6_vmaxb, Intrinsic::hexagon_V6_vmaxb, Intrinsic::hexagon_V6_vmaxb_128B},
@@ -1247,7 +1236,6 @@
{Hexagon::V6_vmaxub, Intrinsic::hexagon_V6_vmaxub, Intrinsic::hexagon_V6_vmaxub_128B},
{Hexagon::V6_vmaxuh, Intrinsic::hexagon_V6_vmaxuh, Intrinsic::hexagon_V6_vmaxuh_128B},
{Hexagon::V6_vmaxw, Intrinsic::hexagon_V6_vmaxw, Intrinsic::hexagon_V6_vmaxw_128B},
-{Hexagon::V6_vmin_bf, Intrinsic::hexagon_V6_vmin_bf, Intrinsic::hexagon_V6_vmin_bf_128B},
{Hexagon::V6_vmin_hf, Intrinsic::hexagon_V6_vmin_hf, Intrinsic::hexagon_V6_vmin_hf_128B},
{Hexagon::V6_vmin_sf, Intrinsic::hexagon_V6_vmin_sf, Intrinsic::hexagon_V6_vmin_sf_128B},
{Hexagon::V6_vminb, Intrinsic::hexagon_V6_vminb, Intrinsic::hexagon_V6_vminb_128B},
@@ -1278,8 +1266,6 @@
{Hexagon::V6_vmpy_qf32_mix_hf, Intrinsic::hexagon_V6_vmpy_qf32_mix_hf, Intrinsic::hexagon_V6_vmpy_qf32_mix_hf_128B},
{Hexagon::V6_vmpy_qf32_qf16, Intrinsic::hexagon_V6_vmpy_qf32_qf16, Intrinsic::hexagon_V6_vmpy_qf32_qf16_128B},
{Hexagon::V6_vmpy_qf32_sf, Intrinsic::hexagon_V6_vmpy_qf32_sf, Intrinsic::hexagon_V6_vmpy_qf32_sf_128B},
-{Hexagon::V6_vmpy_sf_bf, Intrinsic::hexagon_V6_vmpy_sf_bf, Intrinsic::hexagon_V6_vmpy_sf_bf_128B},
-{Hexagon::V6_vmpy_sf_bf_acc, Intrinsic::hexagon_V6_vmpy_sf_bf_acc, Intrinsic::hexagon_V6_vmpy_sf_bf_acc_128B},
{Hexagon::V6_vmpy_sf_hf, Intrinsic::hexagon_V6_vmpy_sf_hf, Intrinsic::hexagon_V6_vmpy_sf_hf_128B},
{Hexagon::V6_vmpy_sf_hf_acc, Intrinsic::hexagon_V6_vmpy_sf_hf_acc, Intrinsic::hexagon_V6_vmpy_sf_hf_acc_128B},
{Hexagon::V6_vmpy_sf_sf, Intrinsic::hexagon_V6_vmpy_sf_sf, Intrinsic::hexagon_V6_vmpy_sf_sf_128B},
@@ -1413,7 +1399,6 @@
{Hexagon::V6_vsub_qf32, Intrinsic::hexagon_V6_vsub_qf32, Intrinsic::hexagon_V6_vsub_qf32_128B},
{Hexagon::V6_vsub_qf32_mix, Intrinsic::hexagon_V6_vsub_qf32_mix, Intrinsic::hexagon_V6_vsub_qf32_mix_128B},
{Hexagon::V6_vsub_sf, Intrinsic::hexagon_V6_vsub_sf, Intrinsic::hexagon_V6_vsub_sf_128B},
-{Hexagon::V6_vsub_sf_bf, Intrinsic::hexagon_V6_vsub_sf_bf, Intrinsic::hexagon_V6_vsub_sf_bf_128B},
{Hexagon::V6_vsub_sf_hf, Intrinsic::hexagon_V6_vsub_sf_hf, Intrinsic::hexagon_V6_vsub_sf_hf_128B},
{Hexagon::V6_vsub_sf_sf, Intrinsic::hexagon_V6_vsub_sf_sf, Intrinsic::hexagon_V6_vsub_sf_sf_128B},
{Hexagon::V6_vsubb, Intrinsic::hexagon_V6_vsubb, Intrinsic::hexagon_V6_vsubb_128B},
diff --git a/llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td b/llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td
index c1a90ee281d9d..c7ba5391a89ba 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepMapAsm2Intrin.td
@@ -3677,66 +3677,3 @@ def: Pat<(int_hexagon_V6_vmpyuhvs HvxVR:$src1, HvxVR:$src2),
(V6_vmpyuhvs HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV69, UseHVX64B]>;
def: Pat<(int_hexagon_V6_vmpyuhvs_128B HvxVR:$src1, HvxVR:$src2),
(V6_vmpyuhvs HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV69, UseHVX128B]>;
-
-// V73 HVX Instructions.
-
-def: Pat<(int_hexagon_V6_vadd_sf_bf HvxVR:$src1, HvxVR:$src2),
- (V6_vadd_sf_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vadd_sf_bf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vadd_sf_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vconv_h_hf HvxVR:$src1),
- (V6_vconv_h_hf HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vconv_h_hf_128B HvxVR:$src1),
- (V6_vconv_h_hf HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vconv_hf_h HvxVR:$src1),
- (V6_vconv_hf_h HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vconv_hf_h_128B HvxVR:$src1),
- (V6_vconv_hf_h HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vconv_sf_w HvxVR:$src1),
- (V6_vconv_sf_w HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vconv_sf_w_128B HvxVR:$src1),
- (V6_vconv_sf_w HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vconv_w_sf HvxVR:$src1),
- (V6_vconv_w_sf HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vconv_w_sf_128B HvxVR:$src1),
- (V6_vconv_w_sf HvxVR:$src1)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vcvt_bf_sf HvxVR:$src1, HvxVR:$src2),
- (V6_vcvt_bf_sf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vcvt_bf_sf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vcvt_bf_sf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vgtbf HvxVR:$src1, HvxVR:$src2),
- (V6_vgtbf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vgtbf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_and HvxQR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vgtbf_and HvxQR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX64B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_and_128B HvxQR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vgtbf_and HvxQR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX128B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_or HvxQR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vgtbf_or HvxQR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX64B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_or_128B HvxQR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vgtbf_or HvxQR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX128B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_xor HvxQR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vgtbf_xor HvxQR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX64B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vgtbf_xor_128B HvxQR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vgtbf_xor HvxQR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX128B, UseHVXQFloat]>;
-def: Pat<(int_hexagon_V6_vmax_bf HvxVR:$src1, HvxVR:$src2),
- (V6_vmax_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vmax_bf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vmax_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vmin_bf HvxVR:$src1, HvxVR:$src2),
- (V6_vmin_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vmin_bf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vmin_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vmpy_sf_bf HvxVR:$src1, HvxVR:$src2),
- (V6_vmpy_sf_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vmpy_sf_bf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vmpy_sf_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vmpy_sf_bf_acc HvxWR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vmpy_sf_bf_acc HvxWR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vmpy_sf_bf_acc_128B HvxWR:$src1, HvxVR:$src2, HvxVR:$src3),
- (V6_vmpy_sf_bf_acc HvxWR:$src1, HvxVR:$src2, HvxVR:$src3)>, Requires<[UseHVXV73, UseHVX128B]>;
-def: Pat<(int_hexagon_V6_vsub_sf_bf HvxVR:$src1, HvxVR:$src2),
- (V6_vsub_sf_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX64B]>;
-def: Pat<(int_hexagon_V6_vsub_sf_bf_128B HvxVR:$src1, HvxVR:$src2),
- (V6_vsub_sf_bf HvxVR:$src1, HvxVR:$src2)>, Requires<[UseHVXV73, UseHVX128B]>;
diff --git a/llvm/lib/Target/Hexagon/HexagonDepMappings.td b/llvm/lib/Target/Hexagon/HexagonDepMappings.td
index 27d3f80e926ef..2f7b76b893a94 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepMappings.td
+++ b/llvm/lib/Target/Hexagon/HexagonDepMappings.td
@@ -165,8 +165,6 @@ def V6_MAP_equwAlias : InstAlias<"$Qd4 = vcmp.eq($Vu32.uw,$Vv32.uw)", (V6_veqw H
def V6_MAP_equw_andAlias : InstAlias<"$Qx4 &= vcmp.eq($Vu32.uw,$Vv32.uw)", (V6_veqw_and HvxQR:$Qx4, HvxVR:$Vu32, HvxVR:$Vv32)>, Requires<[UseHVX]>;
def V6_MAP_equw_iorAlias : InstAlias<"$Qx4 |= vcmp.eq($Vu32.uw,$Vv32.uw)", (V6_veqw_or HvxQR:$Qx4, HvxVR:$Vu32, HvxVR:$Vv32)>, Requires<[UseHVX]>;
def V6_MAP_equw_xorAlias : InstAlias<"$Qx4 ^= vcmp.eq($Vu32.uw,$Vv32.uw)", (V6_veqw_xor HvxQR:$Qx4, HvxVR:$Vu32, HvxVR:$Vv32)>, Requires<[UseHVX]>;
-def V6_dbl_ld0Alias : InstAlias<"$Vdd32 = vmem($Rt32)", (V6_vL64b_ai HvxWR:$Vdd32, IntRegs:$Rt32, 0)>, Requires<[UseHVX]>;
-def V6_dbl_st0Alias : InstAlias<"vmem($Rt32) = $Vss32", (V6_vS64b_ai IntRegs:$Rt32, 0, HvxWR:$Vss32)>, Requires<[UseHVX]>;
def V6_extractw_altAlias : InstAlias<"$Rd32.w = vextract($Vu32,$Rs32)", (V6_extractw IntRegs:$Rd32, HvxVR:$Vu32, IntRegs:$Rs32)>, Requires<[UseHVX]>;
def V6_ld0Alias : InstAlias<"$Vd32 = vmem($Rt32)", (V6_vL32b_ai HvxVR:$Vd32, IntRegs:$Rt32, 0)>, Requires<[UseHVX]>;
def V6_ldcnp0Alias : InstAlias<"if (!$Pv4) $Vd32.cur = vmem($Rt32)", (V6_vL32b_cur_npred_pi HvxVR:$Vd32, IntRegs:$Rt32, PredRegs:$Pv4, 0)>, Requires<[UseHVX]>;
@@ -473,5 +471,4 @@ def V6_vzb_altAlias : InstAlias<"$Vdd32 = vzxtb($Vu32)", (V6_vzb HvxWR:$Vdd32, H
def V6_vzh_altAlias : InstAlias<"$Vdd32 = vzxth($Vu32)", (V6_vzh HvxWR:$Vdd32, HvxVR:$Vu32)>, Requires<[UseHVX]>;
def V6_zld0Alias : InstAlias<"z = vmem($Rt32)", (V6_zLd_ai IntRegs:$Rt32, 0)>, Requires<[UseHVX]>;
def V6_zldp0Alias : InstAlias<"if ($Pv4) z = vmem($Rt32)", (V6_zLd_pred_ai PredRegs:$Pv4, IntRegs:$Rt32, 0)>, Requires<[UseHVX]>;
-def Y2_crswap_oldAlias : InstAlias<"crswap($Rx32,sgp)", (Y2_crswap0 IntRegs:$Rx32)>;
def Y2_dcfetchAlias : InstAlias<"dcfetch($Rs32)", (Y2_dcfetchbo IntRegs:$Rs32, 0)>;
diff --git a/llvm/lib/Target/Hexagon/HexagonDepMask.h b/llvm/lib/Target/Hexagon/HexagonDepMask.h
index 7f3bc737dda26..45e1a1e0f39ac 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepMask.h
+++ b/llvm/lib/Target/Hexagon/HexagonDepMask.h
@@ -8,6 +8,7 @@
// Automatically generated file, do not edit!
//===----------------------------------------------------------------------===//
+
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPMASK_H
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPMASK_H
@@ -2816,4 +2817,4 @@ HexagonInstruction InstructionEncodings[] = {
0 }
};
-#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPMASK_H
\ No newline at end of file
+#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPMASK_H
diff --git a/llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h b/llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h
index 4fb7458d3a4aa..1afe0f00e2bad 100644
--- a/llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h
+++ b/llvm/lib/Target/Hexagon/HexagonDepTimingClasses.h
@@ -8,6 +8,7 @@
// Automatically generated file, do not edit!
//===----------------------------------------------------------------------===//
+
#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPTIMINGCLASSES_H
#define LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPTIMINGCLASSES_H
@@ -52,11 +53,9 @@ inline bool is_TC1(unsigned SchedClass) {
case Hexagon::Sched::tc_c57d9f39:
case Hexagon::Sched::tc_d33e5eee:
case Hexagon::Sched::tc_decdde8a:
- case Hexagon::Sched::tc_e60def48:
case Hexagon::Sched::tc_ed03645c:
case Hexagon::Sched::tc_eeda4109:
case Hexagon::Sched::tc_ef921005:
- case Hexagon::Sched::tc_f97707c1:
case Hexagon::Sched::tc_f999c66e:
return true;
default:
@@ -98,7 +97,6 @@ inline bool is_TC2(unsigned SchedClass) {
inline bool is_TC2early(unsigned SchedClass) {
switch (SchedClass) {
- case Hexagon::Sched::tc_33e7e673:
case Hexagon::Sched::tc_45f9d1be:
case Hexagon::Sched::tc_a4ee89db:
return true;
@@ -112,7 +110,6 @@ inline bool is_TC3x(unsigned SchedClass) {
case Hexagon::Sched::tc_01e1be3b:
case Hexagon::Sched::tc_1248597c:
case Hexagon::Sched::tc_197dce51:
- case Hexagon::Sched::tc_27106296:
case Hexagon::Sched::tc_28e55c6f:
case Hexagon::Sched::tc_2c3e17fc:
case Hexagon::Sched::tc_38382228:
@@ -124,7 +121,6 @@ inline bool is_TC3x(unsigned SchedClass) {
case Hexagon::Sched::tc_6ae3426b:
case Hexagon::Sched::tc_6d861a95:
case Hexagon::Sched::tc_788b1d09:
- case Hexagon::Sched::tc_7dc63b5c:
case Hexagon::Sched::tc_7f8ae742:
case Hexagon::Sched::tc_9406230a:
case Hexagon::Sched::tc_a154b476:
@@ -157,4 +153,4 @@ inline bool is_TC4x(unsigned SchedClass) {
}
} // namespace llvm
-#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPTIMINGCLASSES_H
\ No newline at end of file
+#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONDEPTIMINGCLASSES_H
diff --git a/llvm/lib/Target/Hexagon/HexagonInstrFormats.td b/llvm/lib/Target/Hexagon/HexagonInstrFormats.td
index f0ca90832c4fb..ee72d34cb0d90 100644
--- a/llvm/lib/Target/Hexagon/HexagonInstrFormats.td
+++ b/llvm/lib/Target/Hexagon/HexagonInstrFormats.td
@@ -166,15 +166,6 @@ class InstHexagon<dag outs, dag ins, string asmstr, list<dag> pattern,
bit isCVI = 0;
let TSFlags{59} = isCVI;
- bit isHVXALU = 0;
- let TSFlags{60} = isHVXALU;
-
- bit isHVXALU2SRC = 0;
- let TSFlags{61} = isHVXALU2SRC;
-
- bit hasUnaryRestriction = 0;
- let TSFlags{62} = hasUnaryRestriction;
-
// Fields used for relation models.
bit isNonTemporal = 0;
string isNT = ""; // set to "true" for non-temporal vector stores.
diff --git a/llvm/lib/Target/Hexagon/HexagonOperands.td b/llvm/lib/Target/Hexagon/HexagonOperands.td
index 5134626c65c7e..212cf03bee67d 100644
--- a/llvm/lib/Target/Hexagon/HexagonOperands.td
+++ b/llvm/lib/Target/Hexagon/HexagonOperands.td
@@ -23,13 +23,10 @@ def u9_0ImmPred : PatLeaf<(i32 imm), [{
int64_t v = (int64_t)N->getSExtValue();
return isUInt<9>(v);
}]>;
-
def u64_0ImmOperand : AsmOperandClass { let Name = "u64_0Imm"; let RenderMethod = "addImmOperands"; }
def u64_0Imm : Operand<i64> { let ParserMatchClass = u64_0ImmOperand; }
def n1ConstOperand : AsmOperandClass { let Name = "n1Const"; }
def n1Const : Operand<i32> { let ParserMatchClass = n1ConstOperand; }
-def sgp10ConstOperand : AsmOperandClass { let Name = "sgp10Const"; }
-def sgp10Const : Operand<i32> { let ParserMatchClass = sgp10ConstOperand; }
def bblabel : Operand<i32>;
def bbl : SDNode<"ISD::BasicBlock", SDTPtrLeaf, [], "BasicBlockSDNode">;
diff --git a/llvm/lib/Target/Hexagon/HexagonSchedule.td b/llvm/lib/Target/Hexagon/HexagonSchedule.td
index 01969caf15549..931578c9e78d3 100644
--- a/llvm/lib/Target/Hexagon/HexagonSchedule.td
+++ b/llvm/lib/Target/Hexagon/HexagonSchedule.td
@@ -70,6 +70,3 @@ include "HexagonScheduleV67.td"
include "HexagonScheduleV67T.td"
include "HexagonScheduleV68.td"
include "HexagonScheduleV69.td"
-include "HexagonScheduleV71.td"
-include "HexagonScheduleV71T.td"
-include "HexagonScheduleV73.td"
diff --git a/llvm/lib/Target/Hexagon/HexagonScheduleV71.td b/llvm/lib/Target/Hexagon/HexagonScheduleV71.td
deleted file mode 100644
index 278002ba0b9e2..0000000000000
--- a/llvm/lib/Target/Hexagon/HexagonScheduleV71.td
+++ /dev/null
@@ -1,39 +0,0 @@
-//=-HexagonScheduleV71.td - HexagonV71 Scheduling Definitions *- tablegen -*-=//
-//
-// The LLVM Compiler Infrastructure
-//
-// This file is distributed under the University of Illinois Open Source
-// License. See LICENSE.TXT for details.
-//
-//===----------------------------------------------------------------------===//
-
-//
-// ScalarItin and HVXItin contain some old itineraries still used by a handful
-// of instructions. Hopefully, we will be able to get rid of them soon.
-def HexagonV71ItinList : DepScalarItinV71, ScalarItin,
- DepHVXItinV71, HVXItin, PseudoItin {
- list<InstrItinData> ItinList =
- !listconcat(DepScalarItinV71_list, ScalarItin_list,
- DepHVXItinV71_list, HVXItin_list, PseudoItin_list);
-}
-
-def HexagonItinerariesV71 :
- ProcessorItineraries<[SLOT0, SLOT1, SLOT2, SLOT3, SLOT_ENDLOOP,
- CVI_ST, CVI_XLANE, CVI_SHIFT, CVI_MPY0, CVI_MPY1,
- CVI_LD, CVI_XLSHF, CVI_MPY01, CVI_ALL,
- CVI_ALL_NOMEM, CVI_ZW],
- [Hex_FWD, HVX_FWD],
- HexagonV71ItinList.ItinList>;
-
-def HexagonModelV71 : SchedMachineModel {
- // Max issue per cycle == bundle width.
- let IssueWidth = 4;
- let Itineraries = HexagonItinerariesV71;
- let LoadLatency = 1;
- let CompleteModel = 0;
-}
-
-//===----------------------------------------------------------------------===//
-// Hexagon V71 Resource Definitions -
-//===----------------------------------------------------------------------===//
-
diff --git a/llvm/lib/Target/Hexagon/HexagonScheduleV71T.td b/llvm/lib/Target/Hexagon/HexagonScheduleV71T.td
deleted file mode 100644
index 8a3e11fb75f01..0000000000000
--- a/llvm/lib/Target/Hexagon/HexagonScheduleV71T.td
+++ /dev/null
@@ -1,59 +0,0 @@
-//=-HexagonScheduleV71T.td - Hexagon V71 Tiny Core Scheduling Definition ----=//
-//
-// The LLVM Compiler Infrastructure
-//
-// This file is distributed under the University of Illinois Open Source
-// License. See LICENSE.TXT for details.
-//
-//===----------------------------------------------------------------------===//
-
-class HexagonV71TPseudoItin {
- list<InstrItinData> V71TPseudoItin_list = [
- InstrItinData<PSEUDO, [InstrStage<1, [SLOT0, SLOT2, SLOT3]>], [2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData<PSEUDOM, [InstrStage<1, [SLOT2, SLOT3], 0>,
- InstrStage<1, [SLOT2, SLOT3]>],
- [2, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData<DUPLEX, [InstrStage<1, [SLOT0]>],
- [2, 1, 1]>,
- InstrItinData<tc_ENDLOOP, [InstrStage<1, [SLOT_ENDLOOP]>], [2]>
- ];
-}
-
-//
-// HVXItin contains some old itineraries still used by a handful of
-// instructions. Hopefully, we will be able to get rid of them soon.
-def HexagonV71TItinList : DepScalarItinV71T, DepHVXItinV71, HVXItin,
- HexagonV71TPseudoItin {
- list<InstrItinData> V71TItin_list = [
- InstrItinData<LD_tc_ld_SLOT01, [InstrStage<1, [SLOT0]>],
- [3, 1, 1],
- [Hex_FWD, Hex_FWD, Hex_FWD]>,
- InstrItinData<ST_tc_st_SLOT01, [InstrStage<1, [SLOT0]>],
- [1, 1, 3, 3],
- [Hex_FWD, Hex_FWD]>
- ];
- list<InstrItinData> ItinList =
- !listconcat(DepScalarItinV71T_list, V71TItin_list, DepHVXItinV71_list,
- HVXItin_list, V71TPseudoItin_list);
-}
-
-def HexagonItinerariesV71T :
- ProcessorItineraries<[SLOT0, SLOT1, SLOT2, SLOT3, SLOT_ENDLOOP,
- CVI_ST, CVI_XLANE, CVI_SHIFT, CVI_MPY0, CVI_MPY1,
- CVI_LD, CVI_XLSHF, CVI_MPY01, CVI_ALL,
- CVI_ALL_NOMEM, CVI_ZW],
- [Hex_FWD, HVX_FWD],
- HexagonV71TItinList.ItinList>;
-
-def HexagonModelV71T : SchedMachineModel {
- let IssueWidth = 3;
- let Itineraries = HexagonItinerariesV71T;
- let LoadLatency = 1;
- let CompleteModel = 0;
-}
-
-//===----------------------------------------------------------------------===//
-// Hexagon V71 Tiny Core Resource Definitions -
-//===----------------------------------------------------------------------===//
diff --git a/llvm/lib/Target/Hexagon/HexagonScheduleV73.td b/llvm/lib/Target/Hexagon/HexagonScheduleV73.td
deleted file mode 100644
index b30381093490b..0000000000000
--- a/llvm/lib/Target/Hexagon/HexagonScheduleV73.td
+++ /dev/null
@@ -1,39 +0,0 @@
-//=-HexagonScheduleV73.td - HexagonV73 Scheduling Definitions *- tablegen -*-=//
-//
-// The LLVM Compiler Infrastructure
-//
-// This file is distributed under the University of Illinois Open Source
-// License. See LICENSE.TXT for details.
-//
-//===----------------------------------------------------------------------===//
-
-//
-// ScalarItin HVXItin contain some old itineraries // still used by a handful
-// of instructions. Hopefully, we will be able to get rid of them soon.
-def HexagonV73ItinList : DepScalarItinV73, ScalarItin,
- DepHVXItinV73, HVXItin, PseudoItin {
- list<InstrItinData> ItinList =
- !listconcat(DepScalarItinV73_list, ScalarItin_list,
- DepHVXItinV73_list, HVXItin_list, PseudoItin_list);
-}
-
-def HexagonItinerariesV73 :
- ProcessorItineraries<[SLOT0, SLOT1, SLOT2, SLOT3, SLOT_ENDLOOP,
- CVI_ST, CVI_XLANE, CVI_SHIFT, CVI_MPY0, CVI_MPY1,
- CVI_LD, CVI_XLSHF, CVI_MPY01, CVI_ALL,
- CVI_ALL_NOMEM, CVI_ZW],
- [Hex_FWD, HVX_FWD],
- HexagonV73ItinList.ItinList>;
-
-def HexagonModelV73 : SchedMachineModel {
- // Max issue per cycle == bundle width.
- let IssueWidth = 4;
- let Itineraries = HexagonItinerariesV73;
- let LoadLatency = 1;
- let CompleteModel = 0;
-}
-
-//===----------------------------------------------------------------------===//
-// Hexagon V73 Resource Definitions -
-//===----------------------------------------------------------------------===//
-
diff --git a/llvm/lib/Target/Hexagon/HexagonSubtarget.h b/llvm/lib/Target/Hexagon/HexagonSubtarget.h
index 4d396e994fb4a..7295f0c713b15 100644
--- a/llvm/lib/Target/Hexagon/HexagonSubtarget.h
+++ b/llvm/lib/Target/Hexagon/HexagonSubtarget.h
@@ -95,11 +95,11 @@ class HexagonSubtarget : public HexagonGenSubtargetInfo {
enum HexagonProcFamilyEnum { Others, TinyCore };
std::string CPUString;
- HexagonProcFamilyEnum HexagonProcFamily = Others;
Triple TargetTriple;
// The following objects can use the TargetTriple, so they must be
// declared after it.
+ HexagonProcFamilyEnum HexagonProcFamily = Others;
HexagonInstrInfo InstrInfo;
HexagonRegisterInfo RegInfo;
HexagonTargetLowering TLInfo;
@@ -198,18 +198,6 @@ class HexagonSubtarget : public HexagonGenSubtargetInfo {
bool hasV69OpsOnly() const {
return getHexagonArchVersion() == Hexagon::ArchEnum::V69;
}
- bool hasV71Ops() const {
- return getHexagonArchVersion() >= Hexagon::ArchEnum::V71;
- }
- bool hasV71OpsOnly() const {
- return getHexagonArchVersion() == Hexagon::ArchEnum::V71;
- }
- bool hasV73Ops() const {
- return getHexagonArchVersion() >= Hexagon::ArchEnum::V73;
- }
- bool hasV73OpsOnly() const {
- return getHexagonArchVersion() == Hexagon::ArchEnum::V73;
- }
bool useAudioOps() const { return UseAudioOps; }
bool useCompound() const { return UseCompound; }
@@ -255,12 +243,6 @@ class HexagonSubtarget : public HexagonGenSubtargetInfo {
bool useHVXV69Ops() const {
return HexagonHVXVersion >= Hexagon::ArchEnum::V69;
}
- bool useHVXV71Ops() const {
- return HexagonHVXVersion >= Hexagon::ArchEnum::V71;
- }
- bool useHVXV73Ops() const {
- return HexagonHVXVersion >= Hexagon::ArchEnum::V73;
- }
bool useHVX128BOps() const { return useHVXOps() && UseHVX128BOps; }
bool useHVX64BOps() const { return useHVXOps() && UseHVX64BOps; }
diff --git a/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h b/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h
index ca982696b0600..78fa1954ea207 100644
--- a/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h
+++ b/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h
@@ -162,15 +162,6 @@ namespace HexagonII {
isCVIPos = 59,
isCVIMask = 0x1,
-
- isHVXALUPos = 60,
- isHVXALUMask = 0x1,
-
- isHVXALU2SRCPos = 61,
- isHVXALU2SRCMask = 0x1,
-
- hasUnaryRestrictionPos = 62,
- hasUnaryRestrictionMask = 0x1,
};
// *** The code above must match HexagonInstrFormat*.td *** //
diff --git a/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp b/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp
index f848757882319..8ee53624aeba8 100644
--- a/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp
+++ b/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp
@@ -84,29 +84,23 @@ cl::opt<bool> MV68("mv68", cl::Hidden, cl::desc("Build for Hexagon V68"),
cl::init(false));
cl::opt<bool> MV69("mv69", cl::Hidden, cl::desc("Build for Hexagon V69"),
cl::init(false));
-cl::opt<bool> MV71("mv71", cl::Hidden, cl::desc("Build for Hexagon V71"),
- cl::init(false));
-cl::opt<bool> MV71T("mv71t", cl::Hidden, cl::desc("Build for Hexagon V71T"),
- cl::init(false));
-cl::opt<bool> MV73("mv73", cl::Hidden, cl::desc("Build for Hexagon V73"),
- cl::init(false));
-} // namespace
-cl::opt<Hexagon::ArchEnum> EnableHVX(
- "mhvx", cl::desc("Enable Hexagon Vector eXtensions"),
- cl::values(clEnumValN(Hexagon::ArchEnum::V60, "v60", "Build for HVX v60"),
- clEnumValN(Hexagon::ArchEnum::V62, "v62", "Build for HVX v62"),
- clEnumValN(Hexagon::ArchEnum::V65, "v65", "Build for HVX v65"),
- clEnumValN(Hexagon::ArchEnum::V66, "v66", "Build for HVX v66"),
- clEnumValN(Hexagon::ArchEnum::V67, "v67", "Build for HVX v67"),
- clEnumValN(Hexagon::ArchEnum::V68, "v68", "Build for HVX v68"),
- clEnumValN(Hexagon::ArchEnum::V69, "v69", "Build for HVX v69"),
- clEnumValN(Hexagon::ArchEnum::V71, "v71", "Build for HVX v71"),
- clEnumValN(Hexagon::ArchEnum::V73, "v73", "Build for HVX v73"),
- // Sentinel for no value specified.
- clEnumValN(Hexagon::ArchEnum::Generic, "", "")),
- // Sentinel for flag not present.
- cl::init(Hexagon::ArchEnum::NoArch), cl::ValueOptional);
+cl::opt<Hexagon::ArchEnum>
+ EnableHVX("mhvx",
+ cl::desc("Enable Hexagon Vector eXtensions"),
+ cl::values(
+ clEnumValN(Hexagon::ArchEnum::V60, "v60", "Build for HVX v60"),
+ clEnumValN(Hexagon::ArchEnum::V62, "v62", "Build for HVX v62"),
+ clEnumValN(Hexagon::ArchEnum::V65, "v65", "Build for HVX v65"),
+ clEnumValN(Hexagon::ArchEnum::V66, "v66", "Build for HVX v66"),
+ clEnumValN(Hexagon::ArchEnum::V67, "v67", "Build for HVX v67"),
+ clEnumValN(Hexagon::ArchEnum::V68, "v68", "Build for HVX v68"),
+ clEnumValN(Hexagon::ArchEnum::V69, "v69", "Build for HVX v69"),
+ // Sentinel for no value specified.
+ clEnumValN(Hexagon::ArchEnum::Generic, "", "")),
+ // Sentinel for flag not present.
+ cl::init(Hexagon::ArchEnum::NoArch), cl::ValueOptional);
+} // namespace
static cl::opt<bool>
DisableHVX("mno-hvx", cl::Hidden,
@@ -141,12 +135,6 @@ static StringRef HexagonGetArchVariant() {
return "hexagonv68";
if (MV69)
return "hexagonv69";
- if (MV71)
- return "hexagonv71";
- if (MV71T)
- return "hexagonv71t";
- if (MV73)
- return "hexagonv73";
return "";
}
@@ -155,10 +143,10 @@ StringRef Hexagon_MC::selectHexagonCPU(StringRef CPU) {
if (!ArchV.empty() && !CPU.empty()) {
// Tiny cores have a "t" suffix that is discarded when creating a secondary
// non-tiny subtarget. See: addArchSubtarget
- std::pair<StringRef, StringRef> ArchP = ArchV.split('t');
- std::pair<StringRef, StringRef> CPUP = CPU.split('t');
+ std::pair<StringRef,StringRef> ArchP = ArchV.split('t');
+ std::pair<StringRef,StringRef> CPUP = CPU.split('t');
if (!ArchP.first.equals(CPUP.first))
- report_fatal_error("conflicting architectures specified.");
+ report_fatal_error("conflicting architectures specified.");
return CPU;
}
if (ArchV.empty()) {
@@ -403,12 +391,6 @@ std::string selectHexagonFS(StringRef CPU, StringRef FS) {
case Hexagon::ArchEnum::V69:
Result.push_back("+hvxv69");
break;
- case Hexagon::ArchEnum::V71:
- Result.push_back("+hvxv71");
- break;
- case Hexagon::ArchEnum::V73:
- Result.push_back("+hvxv73");
- break;
case Hexagon::ArchEnum::Generic:{
Result.push_back(StringSwitch<StringRef>(CPU)
.Case("hexagonv60", "+hvxv60")
@@ -418,10 +400,7 @@ std::string selectHexagonFS(StringRef CPU, StringRef FS) {
.Case("hexagonv67", "+hvxv67")
.Case("hexagonv67t", "+hvxv67")
.Case("hexagonv68", "+hvxv68")
- .Case("hexagonv69", "+hvxv69")
- .Case("hexagonv71", "+hvxv71")
- .Case("hexagonv71t", "+hvxv71")
- .Case("hexagonv73", "+hvxv73"));
+ .Case("hexagonv69", "+hvxv69"));
break;
}
case Hexagon::ArchEnum::NoArch:
@@ -469,8 +448,8 @@ FeatureBitset Hexagon_MC::completeHVXFeatures(const FeatureBitset &S) {
// turns on hvxvNN, corresponding to the existing ArchVNN.
FeatureBitset FB = S;
unsigned CpuArch = ArchV5;
- for (unsigned F : {ArchV73, ArchV71, ArchV69, ArchV68, ArchV67, ArchV66,
- ArchV65, ArchV62, ArchV60, ArchV55, ArchV5}) {
+ for (unsigned F : {ArchV69, ArchV68, ArchV67, ArchV66, ArchV65, ArchV62,
+ ArchV60, ArchV55, ArchV5}) {
if (!FB.test(F))
continue;
CpuArch = F;
@@ -486,7 +465,7 @@ FeatureBitset Hexagon_MC::completeHVXFeatures(const FeatureBitset &S) {
bool HasHvxVer = false;
for (unsigned F : {ExtensionHVXV60, ExtensionHVXV62, ExtensionHVXV65,
ExtensionHVXV66, ExtensionHVXV67, ExtensionHVXV68,
- ExtensionHVXV69, ExtensionHVXV71, ExtensionHVXV73}) {
+ ExtensionHVXV69}) {
if (!FB.test(F))
continue;
HasHvxVer = true;
@@ -499,33 +478,27 @@ FeatureBitset Hexagon_MC::completeHVXFeatures(const FeatureBitset &S) {
// HasHvxVer is false, and UseHvx is true.
switch (CpuArch) {
- case ArchV73:
- FB.set(ExtensionHVXV73);
- [[fallthrough]];
- case ArchV71:
- FB.set(ExtensionHVXV71);
- [[fallthrough]];
case ArchV69:
FB.set(ExtensionHVXV69);
[[fallthrough]];
- case ArchV68:
- FB.set(ExtensionHVXV68);
- [[fallthrough]];
- case ArchV67:
- FB.set(ExtensionHVXV67);
- [[fallthrough]];
- case ArchV66:
- FB.set(ExtensionHVXV66);
- [[fallthrough]];
- case ArchV65:
- FB.set(ExtensionHVXV65);
- [[fallthrough]];
- case ArchV62:
- FB.set(ExtensionHVXV62);
- [[fallthrough]];
- case ArchV60:
- FB.set(ExtensionHVXV60);
- break;
+ case ArchV68:
+ FB.set(ExtensionHVXV68);
+ [[fallthrough]];
+ case ArchV67:
+ FB.set(ExtensionHVXV67);
+ [[fallthrough]];
+ case ArchV66:
+ FB.set(ExtensionHVXV66);
+ [[fallthrough]];
+ case ArchV65:
+ FB.set(ExtensionHVXV65);
+ [[fallthrough]];
+ case ArchV62:
+ FB.set(ExtensionHVXV62);
+ [[fallthrough]];
+ case ArchV60:
+ FB.set(ExtensionHVXV60);
+ break;
}
return FB;
}
@@ -539,11 +512,11 @@ MCSubtargetInfo *Hexagon_MC::createHexagonMCSubtargetInfo(const Triple &TT,
MCSubtargetInfo *X = createHexagonMCSubtargetInfoImpl(
TT, CPUName, /*TuneCPU*/ CPUName, ArchFS);
- if (X != nullptr && (CPUName == "hexagonv67t" || CPUName == "hexagon71t"))
+ if (X != nullptr && (CPUName == "hexagonv67t"))
addArchSubtarget(X, ArchFS);
if (CPU.equals("help"))
- exit(0);
+ exit(0);
if (!isCPUValid(CPUName.str())) {
errs() << "error: invalid CPU \"" << CPUName.str().c_str()
@@ -579,7 +552,8 @@ MCSubtargetInfo *Hexagon_MC::createHexagonMCSubtargetInfo(const Triple &TT,
return X;
}
-void Hexagon_MC::addArchSubtarget(MCSubtargetInfo const *STI, StringRef FS) {
+void Hexagon_MC::addArchSubtarget(MCSubtargetInfo const *STI,
+ StringRef FS) {
assert(STI != nullptr);
if (STI->getCPU().contains("t")) {
auto ArchSTI = createHexagonMCSubtargetInfo(
@@ -603,10 +577,7 @@ unsigned Hexagon_MC::GetELFFlags(const MCSubtargetInfo &STI) {
.Case("hexagonv67", llvm::ELF::EF_HEXAGON_MACH_V67)
.Case("hexagonv67t", llvm::ELF::EF_HEXAGON_MACH_V67T)
.Case("hexagonv68", llvm::ELF::EF_HEXAGON_MACH_V68)
- .Case("hexagonv69", llvm::ELF::EF_HEXAGON_MACH_V69)
- .Case("hexagonv71", llvm::ELF::EF_HEXAGON_MACH_V71)
- .Case("hexagonv71t", llvm::ELF::EF_HEXAGON_MACH_V71T)
- .Case("hexagonv73", llvm::ELF::EF_HEXAGON_MACH_V73);
+ .Case("hexagonv69", llvm::ELF::EF_HEXAGON_MACH_V69);
}
llvm::ArrayRef<MCPhysReg> Hexagon_MC::GetVectRegRev() {
@@ -635,12 +606,12 @@ class HexagonMCInstrAnalysis : public MCInstrAnalysis {
return false;
//assert(!HexagonMCInstrInfo::isBundle(Inst));
- if (!HexagonMCInstrInfo::isExtendable(*Info, Inst))
+ if(!HexagonMCInstrInfo::isExtendable(*Info, Inst))
return false;
auto const &Extended(HexagonMCInstrInfo::getExtendableOperand(*Info, Inst));
assert(Extended.isExpr());
int64_t Value;
- if (!Extended.getExpr()->evaluateAsAbsolute(Value))
+ if(!Extended.getExpr()->evaluateAsAbsolute(Value))
return false;
Target = Value;
return true;
@@ -666,8 +637,8 @@ extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeHexagonTargetMC() {
createHexagonMCRegisterInfo);
// Register the MC subtarget info.
- TargetRegistry::RegisterMCSubtargetInfo(
- getTheHexagonTarget(), Hexagon_MC::createHexagonMCSubtargetInfo);
+ TargetRegistry::RegisterMCSubtargetInfo(getTheHexagonTarget(),
+ Hexagon_MC::createHexagonMCSubtargetInfo);
// Register the MC Code Emitter
TargetRegistry::RegisterMCCodeEmitter(getTheHexagonTarget(),
@@ -677,16 +648,18 @@ extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeHexagonTargetMC() {
TargetRegistry::RegisterMCAsmBackend(getTheHexagonTarget(),
createHexagonAsmBackend);
+
// Register the MC instruction analyzer.
TargetRegistry::RegisterMCInstrAnalysis(getTheHexagonTarget(),
createHexagonMCInstrAnalysis);
// Register the obj streamer
- TargetRegistry::RegisterELFStreamer(getTheHexagonTarget(), createMCStreamer);
+ TargetRegistry::RegisterELFStreamer(getTheHexagonTarget(),
+ createMCStreamer);
// Register the obj target streamer
- TargetRegistry::RegisterObjectTargetStreamer(
- getTheHexagonTarget(), createHexagonObjectTargetStreamer);
+ TargetRegistry::RegisterObjectTargetStreamer(getTheHexagonTarget(),
+ createHexagonObjectTargetStreamer);
// Register the asm streamer
TargetRegistry::RegisterAsmTargetStreamer(getTheHexagonTarget(),
More information about the llvm-commits
mailing list