[PATCH] D134949: [AMDGPU][SIFrameLowering] Use the right frame register in CSR spills

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 17 14:33:55 PST 2022

Previous message: [PATCH] D134949: [AMDGPU][SIFrameLowering] Use the right frame register in CSR spills
Next message: [llvm] ef9e624 - [opt][clang] Enable using -module-summary/-flto=thin with -S/-emit-llvm
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm accepted this revision.
arsenm added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134949/new/

https://reviews.llvm.org/D134949

Previous message: [PATCH] D134949: [AMDGPU][SIFrameLowering] Use the right frame register in CSR spills
Next message: [llvm] ef9e624 - [opt][clang] Enable using -module-summary/-flto=thin with -S/-emit-llvm
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list