[PATCH] D130483: [RISCV] Add CodeGen support and MC testcase of RISCV Zca Extension

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 16 16:01:55 PST 2022

Previous message: [PATCH] D106503: MCSubtargetInfo: Add debugging 'features' that dump current CPU bit state
Next message: [PATCH] D130483: [RISCV] Add CodeGen support and MC testcase of RISCV Zca Extension
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper accepted this revision.
craig.topper added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130483/new/

https://reviews.llvm.org/D130483

Previous message: [PATCH] D106503: MCSubtargetInfo: Add debugging 'features' that dump current CPU bit state
Next message: [PATCH] D130483: [RISCV] Add CodeGen support and MC testcase of RISCV Zca Extension
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list