[llvm] 11e8686 - [MachineCSE] Allow CSE for instructions with ignorable operands
Guozhi Wei via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 14 11:39:23 PST 2022
Author: Guozhi Wei
Date: 2022-11-14T19:34:59Z
New Revision: 11e86868c1a1ee67a1d88ef84b68193d06dc996d
URL: https://github.com/llvm/llvm-project/commit/11e86868c1a1ee67a1d88ef84b68193d06dc996d
DIFF: https://github.com/llvm/llvm-project/commit/11e86868c1a1ee67a1d88ef84b68193d06dc996d.diff
LOG: [MachineCSE] Allow CSE for instructions with ignorable operands
Ignorable operands don't impact instruction's behavior, we can safely do CSE on
the instruction.
It is split from D130919. It has big impact to some AMDGPU test cases.
For example in atomic_optimizations_raw_buffer.ll, when trying to check if the
following instruction can be CSEed
%37:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
Function isCallerPreservedOrConstPhysReg is called on operand "implicit $exec",
this function is implemented as
- return TRI.isCallerPreservedPhysReg(Reg, MF) ||
+ return TRI.isCallerPreservedPhysReg(Reg, MF) || TII.isIgnorableUse(MO) ||
(MRI.reservedRegsFrozen() && MRI.isConstantPhysReg(Reg));
Both TRI.isCallerPreservedPhysReg and MRI.isConstantPhysReg return false on this
operand, so isCallerPreservedOrConstPhysReg is also false, it causes LLVM failed
to CSE this instruction.
With this patch TII.isIgnorableUse returns true for the operand $exec, so
isCallerPreservedOrConstPhysReg also returns true, it causes this instruction to
be CSEed with previous instruction
%14:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
So I got different result from here. AMDGPU's implementation of isIgnorableUse
is
bool SIInstrInfo::isIgnorableUse(const MachineOperand &MO) const {
// Any implicit use of exec by VALU is not a real register read.
return MO.getReg() == AMDGPU::EXEC && MO.isImplicit() &&
isVALU(*MO.getParent()) && !resultDependsOnExec(*MO.getParent());
}
Since the operand $exec is not a real register read, my understanding is it's
reasonable to do CSE on such instructions.
Because more instructions are CSEed, so I get less instructions generated for
these tests.
Differential Revision: https://reviews.llvm.org/D137222
Added:
Modified:
llvm/lib/CodeGen/MachineCSE.cpp
llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll
llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll
llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll
llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll
llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll
llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll
llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll
llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll
Removed:
################################################################################
diff --git a/llvm/lib/CodeGen/MachineCSE.cpp b/llvm/lib/CodeGen/MachineCSE.cpp
index 3a8c80cbddf6..89f4ffcc8066 100644
--- a/llvm/lib/CodeGen/MachineCSE.cpp
+++ b/llvm/lib/CodeGen/MachineCSE.cpp
@@ -265,8 +265,10 @@ bool MachineCSE::isPhysDefTriviallyDead(
}
static bool isCallerPreservedOrConstPhysReg(MCRegister Reg,
+ const MachineOperand &MO,
const MachineFunction &MF,
- const TargetRegisterInfo &TRI) {
+ const TargetRegisterInfo &TRI,
+ const TargetInstrInfo &TII) {
// MachineRegisterInfo::isConstantPhysReg directly called by
// MachineRegisterInfo::isCallerPreservedOrConstPhysReg expects the
// reserved registers to be frozen. That doesn't cause a problem post-ISel as
@@ -275,7 +277,7 @@ static bool isCallerPreservedOrConstPhysReg(MCRegister Reg,
// It does cause issues mid-GlobalISel, however, hence the additional
// reservedRegsFrozen check.
const MachineRegisterInfo &MRI = MF.getRegInfo();
- return TRI.isCallerPreservedPhysReg(Reg, MF) ||
+ return TRI.isCallerPreservedPhysReg(Reg, MF) || TII.isIgnorableUse(MO) ||
(MRI.reservedRegsFrozen() && MRI.isConstantPhysReg(Reg));
}
@@ -298,7 +300,8 @@ bool MachineCSE::hasLivePhysRegDefUses(const MachineInstr *MI,
if (Register::isVirtualRegister(Reg))
continue;
// Reading either caller preserved or constant physregs is ok.
- if (!isCallerPreservedOrConstPhysReg(Reg.asMCReg(), *MI->getMF(), *TRI))
+ if (!isCallerPreservedOrConstPhysReg(Reg.asMCReg(), MO, *MI->getMF(), *TRI,
+ *TII))
for (MCRegAliasIterator AI(Reg, TRI, true); AI.isValid(); ++AI)
PhysRefs.insert(*AI);
}
diff --git a/llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll b/llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll
index 4ddd0c658310..0f26b6478791 100644
--- a/llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll
+++ b/llvm/test/CodeGen/AMDGPU/GlobalISel/udiv.i64.ll
@@ -13,6 +13,7 @@ define i64 @v_udiv_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_or_b32_e32 v1, v5, v3
; CHECK-NEXT: v_mov_b32_e32 v0, 0
; CHECK-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CHECK-NEXT: v_cvt_f32_u32_e32 v6, v2
; CHECK-NEXT: ; implicit-def: $vgpr0_vgpr1
; CHECK-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CHECK-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -24,31 +25,30 @@ define i64 @v_udiv_i64(i64 %num, i64 %den) {
; CHECK-NEXT: s_or_b64 exec, exec, s[6:7]
; CHECK-NEXT: s_setpc_b64 s[30:31]
; CHECK-NEXT: .LBB0_3:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v2
-; CHECK-NEXT: v_cvt_f32_u32_e32 v1, v3
-; CHECK-NEXT: v_sub_i32_e32 v6, vcc, 0, v2
+; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v3
+; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
; CHECK-NEXT: v_subb_u32_e32 v7, vcc, 0, v3, vcc
-; CHECK-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CHECK-NEXT: v_mac_f32_e32 v6, 0x4f800000, v0
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v6
; CHECK-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CHECK-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CHECK-NEXT: v_trunc_f32_e32 v1, v1
-; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CHECK-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CHECK-NEXT: v_mul_f32_e32 v6, 0x2f800000, v0
+; CHECK-NEXT: v_trunc_f32_e32 v6, v6
+; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v6
+; CHECK-NEXT: v_cvt_u32_f32_e32 v6, v6
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CHECK-NEXT: v_mul_lo_u32 v8, v6, v1
-; CHECK-NEXT: v_mul_lo_u32 v9, v6, v0
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v6
+; CHECK-NEXT: v_mul_lo_u32 v9, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v10, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v11, v6, v0
+; CHECK-NEXT: v_mul_hi_u32 v11, v1, v0
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v10, v8
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v10, v6, v9
; CHECK-NEXT: v_mul_hi_u32 v12, v0, v9
-; CHECK-NEXT: v_mul_hi_u32 v9, v1, v9
+; CHECK-NEXT: v_mul_hi_u32 v9, v6, v9
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v11
; CHECK-NEXT: v_mul_lo_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_lo_u32 v13, v1, v8
+; CHECK-NEXT: v_mul_lo_u32 v13, v6, v8
; CHECK-NEXT: v_mul_hi_u32 v14, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v8, v6, v8
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v10, v11
; CHECK-NEXT: v_cndmask_b32_e64 v11, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v9, vcc, v13, v9
@@ -64,20 +64,20 @@ define i64 @v_udiv_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v11, v10
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v10
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v9
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v8, vcc
-; CHECK-NEXT: v_mul_lo_u32 v8, v6, v0
+; CHECK-NEXT: v_addc_u32_e32 v6, vcc, v6, v8, vcc
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v7, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v9, v6, v0
-; CHECK-NEXT: v_mul_lo_u32 v6, v6, v1
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v9, v1, v0
+; CHECK-NEXT: v_mul_lo_u32 v1, v1, v6
+; CHECK-NEXT: v_mul_lo_u32 v10, v6, v8
; CHECK-NEXT: v_mul_hi_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
-; CHECK-NEXT: v_add_i32_e32 v6, vcc, v7, v6
-; CHECK-NEXT: v_add_i32_e32 v6, vcc, v6, v9
-; CHECK-NEXT: v_mul_lo_u32 v7, v0, v6
-; CHECK-NEXT: v_mul_lo_u32 v9, v1, v6
-; CHECK-NEXT: v_mul_hi_u32 v12, v0, v6
-; CHECK-NEXT: v_mul_hi_u32 v6, v1, v6
+; CHECK-NEXT: v_mul_hi_u32 v8, v6, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v7, v1
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v7, v0, v1
+; CHECK-NEXT: v_mul_lo_u32 v9, v6, v1
+; CHECK-NEXT: v_mul_hi_u32 v12, v0, v1
+; CHECK-NEXT: v_mul_hi_u32 v1, v6, v1
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v10, v7
; CHECK-NEXT: v_cndmask_b32_e64 v10, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
@@ -91,9 +91,9 @@ define i64 @v_udiv_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v8, v7
; CHECK-NEXT: v_cndmask_b32_e64 v8, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
-; CHECK-NEXT: v_add_i32_e32 v6, vcc, v6, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v8
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v7
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v6, vcc
+; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v6, v1, vcc
; CHECK-NEXT: v_mul_lo_u32 v6, v5, v0
; CHECK-NEXT: v_mul_hi_u32 v7, v4, v0
; CHECK-NEXT: v_mul_hi_u32 v0, v5, v0
@@ -149,14 +149,14 @@ define i64 @v_udiv_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_cmp_ne_u32_e32 vcc, 0, v6
; CHECK-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CHECK-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
+; CHECK-NEXT: ; implicit-def: $vgpr6
; CHECK-NEXT: ; implicit-def: $vgpr2
; CHECK-NEXT: ; implicit-def: $vgpr4
; CHECK-NEXT: s_andn2_saveexec_b64 s[6:7], s[6:7]
; CHECK-NEXT: s_cbranch_execz .LBB0_2
; CHECK-NEXT: .LBB0_4:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v2
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v6
; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CHECK-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
; CHECK-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -626,36 +626,36 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_or_b32_e32 v1, v11, v5
; CGP-NEXT: v_mov_b32_e32 v0, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CGP-NEXT: v_cvt_f32_u32_e32 v2, v4
; CGP-NEXT: ; implicit-def: $vgpr0_vgpr1
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
; CGP-NEXT: s_cbranch_execz .LBB2_2
; CGP-NEXT: ; %bb.1:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v4
-; CGP-NEXT: v_cvt_f32_u32_e32 v1, v5
-; CGP-NEXT: v_sub_i32_e32 v2, vcc, 0, v4
+; CGP-NEXT: v_cvt_f32_u32_e32 v0, v5
+; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v4
; CGP-NEXT: v_subb_u32_e32 v3, vcc, 0, v5, vcc
-; CGP-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CGP-NEXT: v_mac_f32_e32 v2, 0x4f800000, v0
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CGP-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CGP-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CGP-NEXT: v_trunc_f32_e32 v1, v1
-; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CGP-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CGP-NEXT: v_mul_f32_e32 v2, 0x2f800000, v0
+; CGP-NEXT: v_trunc_f32_e32 v2, v2
+; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v2
+; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CGP-NEXT: v_mul_lo_u32 v12, v2, v1
-; CGP-NEXT: v_mul_lo_u32 v13, v2, v0
+; CGP-NEXT: v_mul_lo_u32 v12, v1, v2
+; CGP-NEXT: v_mul_lo_u32 v13, v1, v0
; CGP-NEXT: v_mul_lo_u32 v14, v3, v0
-; CGP-NEXT: v_mul_hi_u32 v15, v2, v0
+; CGP-NEXT: v_mul_hi_u32 v15, v1, v0
; CGP-NEXT: v_add_i32_e32 v12, vcc, v14, v12
-; CGP-NEXT: v_mul_lo_u32 v14, v1, v13
+; CGP-NEXT: v_mul_lo_u32 v14, v2, v13
; CGP-NEXT: v_mul_hi_u32 v16, v0, v13
-; CGP-NEXT: v_mul_hi_u32 v13, v1, v13
+; CGP-NEXT: v_mul_hi_u32 v13, v2, v13
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v15
; CGP-NEXT: v_mul_lo_u32 v15, v0, v12
-; CGP-NEXT: v_mul_lo_u32 v17, v1, v12
+; CGP-NEXT: v_mul_lo_u32 v17, v2, v12
; CGP-NEXT: v_mul_hi_u32 v18, v0, v12
-; CGP-NEXT: v_mul_hi_u32 v12, v1, v12
+; CGP-NEXT: v_mul_hi_u32 v12, v2, v12
; CGP-NEXT: v_add_i32_e32 v14, vcc, v14, v15
; CGP-NEXT: v_cndmask_b32_e64 v15, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v13, vcc, v17, v13
@@ -671,20 +671,20 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v14, vcc, v15, v14
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v14
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v13
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v12, vcc
-; CGP-NEXT: v_mul_lo_u32 v12, v2, v0
+; CGP-NEXT: v_addc_u32_e32 v2, vcc, v2, v12, vcc
+; CGP-NEXT: v_mul_lo_u32 v12, v1, v0
; CGP-NEXT: v_mul_lo_u32 v3, v3, v0
-; CGP-NEXT: v_mul_hi_u32 v13, v2, v0
-; CGP-NEXT: v_mul_lo_u32 v2, v2, v1
-; CGP-NEXT: v_mul_lo_u32 v14, v1, v12
+; CGP-NEXT: v_mul_hi_u32 v13, v1, v0
+; CGP-NEXT: v_mul_lo_u32 v1, v1, v2
+; CGP-NEXT: v_mul_lo_u32 v14, v2, v12
; CGP-NEXT: v_mul_hi_u32 v15, v0, v12
-; CGP-NEXT: v_mul_hi_u32 v12, v1, v12
-; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
-; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v13
-; CGP-NEXT: v_mul_lo_u32 v3, v0, v2
-; CGP-NEXT: v_mul_lo_u32 v13, v1, v2
-; CGP-NEXT: v_mul_hi_u32 v16, v0, v2
-; CGP-NEXT: v_mul_hi_u32 v2, v1, v2
+; CGP-NEXT: v_mul_hi_u32 v12, v2, v12
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v3, v1
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v13
+; CGP-NEXT: v_mul_lo_u32 v3, v0, v1
+; CGP-NEXT: v_mul_lo_u32 v13, v2, v1
+; CGP-NEXT: v_mul_hi_u32 v16, v0, v1
+; CGP-NEXT: v_mul_hi_u32 v1, v2, v1
; CGP-NEXT: v_add_i32_e32 v3, vcc, v14, v3
; CGP-NEXT: v_cndmask_b32_e64 v14, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
@@ -698,9 +698,9 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v3, vcc, v12, v3
; CGP-NEXT: v_cndmask_b32_e64 v12, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
-; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v12
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v12
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v3
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v2, vcc
+; CGP-NEXT: v_addc_u32_e32 v1, vcc, v2, v1, vcc
; CGP-NEXT: v_mul_lo_u32 v2, v11, v0
; CGP-NEXT: v_mul_hi_u32 v3, v10, v0
; CGP-NEXT: v_mul_hi_u32 v0, v11, v0
@@ -756,15 +756,15 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v10
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
+; CGP-NEXT: ; implicit-def: $vgpr2
; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr10
; CGP-NEXT: .LBB2_2: ; %Flow1
; CGP-NEXT: s_andn2_saveexec_b64 s[6:7], s[6:7]
; CGP-NEXT: s_cbranch_execz .LBB2_4
; CGP-NEXT: ; %bb.3:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v4
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v4
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -787,6 +787,7 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_or_b32_e32 v3, v9, v7
; CGP-NEXT: v_mov_b32_e32 v2, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[2:3]
+; CGP-NEXT: v_cvt_f32_u32_e32 v4, v6
; CGP-NEXT: ; implicit-def: $vgpr2_vgpr3
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -798,31 +799,30 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: s_or_b64 exec, exec, s[6:7]
; CGP-NEXT: s_setpc_b64 s[30:31]
; CGP-NEXT: .LBB2_7:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v6
-; CGP-NEXT: v_cvt_f32_u32_e32 v3, v7
-; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v6
+; CGP-NEXT: v_cvt_f32_u32_e32 v2, v7
+; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v6
; CGP-NEXT: v_subb_u32_e32 v5, vcc, 0, v7, vcc
-; CGP-NEXT: v_mac_f32_e32 v2, 0x4f800000, v3
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
+; CGP-NEXT: v_mac_f32_e32 v4, 0x4f800000, v2
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_mul_f32_e32 v2, 0x5f7ffffc, v2
-; CGP-NEXT: v_mul_f32_e32 v3, 0x2f800000, v2
-; CGP-NEXT: v_trunc_f32_e32 v3, v3
-; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v3
-; CGP-NEXT: v_cvt_u32_f32_e32 v3, v3
+; CGP-NEXT: v_mul_f32_e32 v4, 0x2f800000, v2
+; CGP-NEXT: v_trunc_f32_e32 v4, v4
+; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v4
+; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
-; CGP-NEXT: v_mul_lo_u32 v10, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v2
+; CGP-NEXT: v_mul_lo_u32 v10, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v11, v3, v2
; CGP-NEXT: v_mul_lo_u32 v12, v5, v2
-; CGP-NEXT: v_mul_hi_u32 v13, v4, v2
+; CGP-NEXT: v_mul_hi_u32 v13, v3, v2
; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v11
; CGP-NEXT: v_mul_hi_u32 v14, v2, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v3, v11
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v13
; CGP-NEXT: v_mul_lo_u32 v13, v2, v10
-; CGP-NEXT: v_mul_lo_u32 v15, v3, v10
+; CGP-NEXT: v_mul_lo_u32 v15, v4, v10
; CGP-NEXT: v_mul_hi_u32 v16, v2, v10
-; CGP-NEXT: v_mul_hi_u32 v10, v3, v10
+; CGP-NEXT: v_mul_hi_u32 v10, v4, v10
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v13
; CGP-NEXT: v_cndmask_b32_e64 v13, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v15, v11
@@ -838,20 +838,20 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v12
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v11
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v10, vcc
-; CGP-NEXT: v_mul_lo_u32 v10, v4, v2
+; CGP-NEXT: v_addc_u32_e32 v4, vcc, v4, v10, vcc
+; CGP-NEXT: v_mul_lo_u32 v10, v3, v2
; CGP-NEXT: v_mul_lo_u32 v5, v5, v2
-; CGP-NEXT: v_mul_hi_u32 v11, v4, v2
-; CGP-NEXT: v_mul_lo_u32 v4, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v10
+; CGP-NEXT: v_mul_hi_u32 v11, v3, v2
+; CGP-NEXT: v_mul_lo_u32 v3, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v10
; CGP-NEXT: v_mul_hi_u32 v13, v2, v10
-; CGP-NEXT: v_mul_hi_u32 v10, v3, v10
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v5, v4
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v11
-; CGP-NEXT: v_mul_lo_u32 v5, v2, v4
-; CGP-NEXT: v_mul_lo_u32 v11, v3, v4
-; CGP-NEXT: v_mul_hi_u32 v14, v2, v4
-; CGP-NEXT: v_mul_hi_u32 v4, v3, v4
+; CGP-NEXT: v_mul_hi_u32 v10, v4, v10
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v5, v2, v3
+; CGP-NEXT: v_mul_lo_u32 v11, v4, v3
+; CGP-NEXT: v_mul_hi_u32 v14, v2, v3
+; CGP-NEXT: v_mul_hi_u32 v3, v4, v3
; CGP-NEXT: v_add_i32_e32 v5, vcc, v12, v5
; CGP-NEXT: v_cndmask_b32_e64 v12, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v10, vcc, v11, v10
@@ -865,9 +865,9 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_cndmask_b32_e64 v10, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v10, vcc, v11, v10
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v10
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v10
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v5
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v4, vcc
+; CGP-NEXT: v_addc_u32_e32 v3, vcc, v4, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v9, v2
; CGP-NEXT: v_mul_hi_u32 v5, v8, v2
; CGP-NEXT: v_mul_hi_u32 v2, v9, v2
@@ -923,14 +923,14 @@ define <2 x i64> @v_udiv_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v8
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; CGP-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
+; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr6
; CGP-NEXT: ; implicit-def: $vgpr8
; CGP-NEXT: s_andn2_saveexec_b64 s[6:7], s[6:7]
; CGP-NEXT: s_cbranch_execz .LBB2_6
; CGP-NEXT: .LBB2_8:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v6
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v6
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
@@ -1070,10 +1070,11 @@ define i64 @v_udiv_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_mov_b32_e32 v3, v0
; CHECK-NEXT: v_mov_b32_e32 v4, v1
; CHECK-NEXT: s_mov_b64 s[4:5], 0x1000
+; CHECK-NEXT: v_mov_b32_e32 v0, 0
; CHECK-NEXT: v_lshl_b64 v[5:6], s[4:5], v2
; CHECK-NEXT: v_or_b32_e32 v1, v4, v6
-; CHECK-NEXT: v_mov_b32_e32 v0, 0
; CHECK-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CHECK-NEXT: v_cvt_f32_u32_e32 v2, v5
; CHECK-NEXT: ; implicit-def: $vgpr0_vgpr1
; CHECK-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CHECK-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -1085,31 +1086,30 @@ define i64 @v_udiv_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: s_or_b64 exec, exec, s[6:7]
; CHECK-NEXT: s_setpc_b64 s[30:31]
; CHECK-NEXT: .LBB7_3:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v5
-; CHECK-NEXT: v_cvt_f32_u32_e32 v1, v6
-; CHECK-NEXT: v_sub_i32_e32 v2, vcc, 0, v5
+; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v6
+; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v5
; CHECK-NEXT: v_subb_u32_e32 v7, vcc, 0, v6, vcc
-; CHECK-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CHECK-NEXT: v_mac_f32_e32 v2, 0x4f800000, v0
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CHECK-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CHECK-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CHECK-NEXT: v_trunc_f32_e32 v1, v1
-; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CHECK-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CHECK-NEXT: v_mul_f32_e32 v2, 0x2f800000, v0
+; CHECK-NEXT: v_trunc_f32_e32 v2, v2
+; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v2
+; CHECK-NEXT: v_cvt_u32_f32_e32 v2, v2
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CHECK-NEXT: v_mul_lo_u32 v8, v2, v1
-; CHECK-NEXT: v_mul_lo_u32 v9, v2, v0
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v2
+; CHECK-NEXT: v_mul_lo_u32 v9, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v10, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v11, v2, v0
+; CHECK-NEXT: v_mul_hi_u32 v11, v1, v0
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v10, v8
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v10, v2, v9
; CHECK-NEXT: v_mul_hi_u32 v12, v0, v9
-; CHECK-NEXT: v_mul_hi_u32 v9, v1, v9
+; CHECK-NEXT: v_mul_hi_u32 v9, v2, v9
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v11
; CHECK-NEXT: v_mul_lo_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_lo_u32 v13, v1, v8
+; CHECK-NEXT: v_mul_lo_u32 v13, v2, v8
; CHECK-NEXT: v_mul_hi_u32 v14, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v8, v2, v8
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v10, v11
; CHECK-NEXT: v_cndmask_b32_e64 v11, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v9, vcc, v13, v9
@@ -1125,20 +1125,20 @@ define i64 @v_udiv_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v11, v10
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v10
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v9
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v8, vcc
-; CHECK-NEXT: v_mul_lo_u32 v8, v2, v0
+; CHECK-NEXT: v_addc_u32_e32 v2, vcc, v2, v8, vcc
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v7, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v9, v2, v0
-; CHECK-NEXT: v_mul_lo_u32 v2, v2, v1
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v9, v1, v0
+; CHECK-NEXT: v_mul_lo_u32 v1, v1, v2
+; CHECK-NEXT: v_mul_lo_u32 v10, v2, v8
; CHECK-NEXT: v_mul_hi_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
-; CHECK-NEXT: v_add_i32_e32 v2, vcc, v7, v2
-; CHECK-NEXT: v_add_i32_e32 v2, vcc, v2, v9
-; CHECK-NEXT: v_mul_lo_u32 v7, v0, v2
-; CHECK-NEXT: v_mul_lo_u32 v9, v1, v2
-; CHECK-NEXT: v_mul_hi_u32 v12, v0, v2
-; CHECK-NEXT: v_mul_hi_u32 v2, v1, v2
+; CHECK-NEXT: v_mul_hi_u32 v8, v2, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v7, v1
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v7, v0, v1
+; CHECK-NEXT: v_mul_lo_u32 v9, v2, v1
+; CHECK-NEXT: v_mul_hi_u32 v12, v0, v1
+; CHECK-NEXT: v_mul_hi_u32 v1, v2, v1
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v10, v7
; CHECK-NEXT: v_cndmask_b32_e64 v10, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
@@ -1152,9 +1152,9 @@ define i64 @v_udiv_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v8, v7
; CHECK-NEXT: v_cndmask_b32_e64 v8, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
-; CHECK-NEXT: v_add_i32_e32 v2, vcc, v2, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v8
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v7
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v2, vcc
+; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v2, v1, vcc
; CHECK-NEXT: v_mul_lo_u32 v2, v4, v0
; CHECK-NEXT: v_mul_hi_u32 v7, v3, v0
; CHECK-NEXT: v_mul_hi_u32 v0, v4, v0
@@ -1210,14 +1210,14 @@ define i64 @v_udiv_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_cmp_ne_u32_e32 vcc, 0, v4
; CHECK-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CHECK-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
+; CHECK-NEXT: ; implicit-def: $vgpr2
; CHECK-NEXT: ; implicit-def: $vgpr5_vgpr6
; CHECK-NEXT: ; implicit-def: $vgpr3
; CHECK-NEXT: s_andn2_saveexec_b64 s[6:7], s[6:7]
; CHECK-NEXT: s_cbranch_execz .LBB7_2
; CHECK-NEXT: .LBB7_4:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v5
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v5
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CHECK-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
; CHECK-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -1509,40 +1509,40 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_mov_b32_e32 v5, v2
; CGP-NEXT: v_mov_b32_e32 v7, v3
; CGP-NEXT: s_mov_b64 s[6:7], 0x1000
+; CGP-NEXT: v_mov_b32_e32 v0, 0
; CGP-NEXT: v_lshl_b64 v[2:3], s[6:7], v4
; CGP-NEXT: v_or_b32_e32 v1, v9, v3
-; CGP-NEXT: v_mov_b32_e32 v0, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: ; implicit-def: $vgpr0_vgpr1
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[8:9], exec, s[4:5]
; CGP-NEXT: s_cbranch_execz .LBB8_2
; CGP-NEXT: ; %bb.1:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v2
-; CGP-NEXT: v_cvt_f32_u32_e32 v1, v3
-; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v2
+; CGP-NEXT: v_cvt_f32_u32_e32 v0, v3
+; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
; CGP-NEXT: v_subb_u32_e32 v10, vcc, 0, v3, vcc
-; CGP-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CGP-NEXT: v_mac_f32_e32 v4, 0x4f800000, v0
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v4
; CGP-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CGP-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CGP-NEXT: v_trunc_f32_e32 v1, v1
-; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CGP-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CGP-NEXT: v_mul_f32_e32 v4, 0x2f800000, v0
+; CGP-NEXT: v_trunc_f32_e32 v4, v4
+; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v4
+; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v1
-; CGP-NEXT: v_mul_lo_u32 v12, v4, v0
+; CGP-NEXT: v_mul_lo_u32 v11, v1, v4
+; CGP-NEXT: v_mul_lo_u32 v12, v1, v0
; CGP-NEXT: v_mul_lo_u32 v13, v10, v0
-; CGP-NEXT: v_mul_hi_u32 v14, v4, v0
+; CGP-NEXT: v_mul_hi_u32 v14, v1, v0
; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
-; CGP-NEXT: v_mul_lo_u32 v13, v1, v12
+; CGP-NEXT: v_mul_lo_u32 v13, v4, v12
; CGP-NEXT: v_mul_hi_u32 v15, v0, v12
-; CGP-NEXT: v_mul_hi_u32 v12, v1, v12
+; CGP-NEXT: v_mul_hi_u32 v12, v4, v12
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v14
; CGP-NEXT: v_mul_lo_u32 v14, v0, v11
-; CGP-NEXT: v_mul_lo_u32 v16, v1, v11
+; CGP-NEXT: v_mul_lo_u32 v16, v4, v11
; CGP-NEXT: v_mul_hi_u32 v17, v0, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v1, v11
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
; CGP-NEXT: v_add_i32_e32 v13, vcc, v13, v14
; CGP-NEXT: v_cndmask_b32_e64 v14, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v12, vcc, v16, v12
@@ -1558,20 +1558,20 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v13, vcc, v14, v13
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v13
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v12
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v11, vcc
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v0
+; CGP-NEXT: v_addc_u32_e32 v4, vcc, v4, v11, vcc
+; CGP-NEXT: v_mul_lo_u32 v11, v1, v0
; CGP-NEXT: v_mul_lo_u32 v10, v10, v0
-; CGP-NEXT: v_mul_hi_u32 v12, v4, v0
-; CGP-NEXT: v_mul_lo_u32 v4, v4, v1
-; CGP-NEXT: v_mul_lo_u32 v13, v1, v11
+; CGP-NEXT: v_mul_hi_u32 v12, v1, v0
+; CGP-NEXT: v_mul_lo_u32 v1, v1, v4
+; CGP-NEXT: v_mul_lo_u32 v13, v4, v11
; CGP-NEXT: v_mul_hi_u32 v14, v0, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v1, v11
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v10, v4
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v12
-; CGP-NEXT: v_mul_lo_u32 v10, v0, v4
-; CGP-NEXT: v_mul_lo_u32 v12, v1, v4
-; CGP-NEXT: v_mul_hi_u32 v15, v0, v4
-; CGP-NEXT: v_mul_hi_u32 v4, v1, v4
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v10, v1
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v12
+; CGP-NEXT: v_mul_lo_u32 v10, v0, v1
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v1
+; CGP-NEXT: v_mul_hi_u32 v15, v0, v1
+; CGP-NEXT: v_mul_hi_u32 v1, v4, v1
; CGP-NEXT: v_add_i32_e32 v10, vcc, v13, v10
; CGP-NEXT: v_cndmask_b32_e64 v13, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v12, v11
@@ -1585,9 +1585,9 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v10, vcc, v11, v10
; CGP-NEXT: v_cndmask_b32_e64 v11, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v12, v11
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v11
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v11
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v10
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v4, vcc
+; CGP-NEXT: v_addc_u32_e32 v1, vcc, v4, v1, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v9, v0
; CGP-NEXT: v_mul_hi_u32 v10, v8, v0
; CGP-NEXT: v_mul_hi_u32 v0, v9, v0
@@ -1643,6 +1643,7 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v9
; CGP-NEXT: v_cndmask_b32_e32 v0, v0, v2, vcc
; CGP-NEXT: v_cndmask_b32_e32 v1, v1, v3, vcc
+; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr2_vgpr3
; CGP-NEXT: ; implicit-def: $vgpr8
; CGP-NEXT: .LBB8_2: ; %Flow1
@@ -1651,9 +1652,8 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: s_xor_b64 exec, exec, s[8:9]
; CGP-NEXT: s_cbranch_execz .LBB8_4
; CGP-NEXT: ; %bb.3:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v2
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v4
; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -1676,6 +1676,7 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_or_b32_e32 v3, v7, v10
; CGP-NEXT: v_mov_b32_e32 v2, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[2:3]
+; CGP-NEXT: v_cvt_f32_u32_e32 v4, v9
; CGP-NEXT: ; implicit-def: $vgpr2_vgpr3
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -1687,31 +1688,30 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: s_or_b64 exec, exec, s[6:7]
; CGP-NEXT: s_setpc_b64 s[30:31]
; CGP-NEXT: .LBB8_7:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v9
-; CGP-NEXT: v_cvt_f32_u32_e32 v3, v10
-; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v9
+; CGP-NEXT: v_cvt_f32_u32_e32 v2, v10
+; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v9
; CGP-NEXT: v_subb_u32_e32 v6, vcc, 0, v10, vcc
-; CGP-NEXT: v_mac_f32_e32 v2, 0x4f800000, v3
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
+; CGP-NEXT: v_mac_f32_e32 v4, 0x4f800000, v2
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_mul_f32_e32 v2, 0x5f7ffffc, v2
-; CGP-NEXT: v_mul_f32_e32 v3, 0x2f800000, v2
-; CGP-NEXT: v_trunc_f32_e32 v3, v3
-; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v3
-; CGP-NEXT: v_cvt_u32_f32_e32 v3, v3
+; CGP-NEXT: v_mul_f32_e32 v4, 0x2f800000, v2
+; CGP-NEXT: v_trunc_f32_e32 v4, v4
+; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v4
+; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
-; CGP-NEXT: v_mul_lo_u32 v8, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v2
+; CGP-NEXT: v_mul_lo_u32 v8, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v11, v3, v2
; CGP-NEXT: v_mul_lo_u32 v12, v6, v2
-; CGP-NEXT: v_mul_hi_u32 v13, v4, v2
+; CGP-NEXT: v_mul_hi_u32 v13, v3, v2
; CGP-NEXT: v_add_i32_e32 v8, vcc, v12, v8
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v11
; CGP-NEXT: v_mul_hi_u32 v14, v2, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v3, v11
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v13
; CGP-NEXT: v_mul_lo_u32 v13, v2, v8
-; CGP-NEXT: v_mul_lo_u32 v15, v3, v8
+; CGP-NEXT: v_mul_lo_u32 v15, v4, v8
; CGP-NEXT: v_mul_hi_u32 v16, v2, v8
-; CGP-NEXT: v_mul_hi_u32 v8, v3, v8
+; CGP-NEXT: v_mul_hi_u32 v8, v4, v8
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v13
; CGP-NEXT: v_cndmask_b32_e64 v13, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v15, v11
@@ -1727,20 +1727,20 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v12
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v11
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v8, vcc
-; CGP-NEXT: v_mul_lo_u32 v8, v4, v2
+; CGP-NEXT: v_addc_u32_e32 v4, vcc, v4, v8, vcc
+; CGP-NEXT: v_mul_lo_u32 v8, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v6, v2
-; CGP-NEXT: v_mul_hi_u32 v11, v4, v2
-; CGP-NEXT: v_mul_lo_u32 v4, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v8
+; CGP-NEXT: v_mul_hi_u32 v11, v3, v2
+; CGP-NEXT: v_mul_lo_u32 v3, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v8
; CGP-NEXT: v_mul_hi_u32 v13, v2, v8
-; CGP-NEXT: v_mul_hi_u32 v8, v3, v8
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v11
-; CGP-NEXT: v_mul_lo_u32 v6, v2, v4
-; CGP-NEXT: v_mul_lo_u32 v11, v3, v4
-; CGP-NEXT: v_mul_hi_u32 v14, v2, v4
-; CGP-NEXT: v_mul_hi_u32 v4, v3, v4
+; CGP-NEXT: v_mul_hi_u32 v8, v4, v8
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v6, v3
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v6, v2, v3
+; CGP-NEXT: v_mul_lo_u32 v11, v4, v3
+; CGP-NEXT: v_mul_hi_u32 v14, v2, v3
+; CGP-NEXT: v_mul_hi_u32 v3, v4, v3
; CGP-NEXT: v_add_i32_e32 v6, vcc, v12, v6
; CGP-NEXT: v_cndmask_b32_e64 v12, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
@@ -1754,9 +1754,9 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v6, vcc, v8, v6
; CGP-NEXT: v_cndmask_b32_e64 v8, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v8
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v8
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v6
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v4, vcc
+; CGP-NEXT: v_addc_u32_e32 v3, vcc, v4, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v7, v2
; CGP-NEXT: v_mul_hi_u32 v6, v5, v2
; CGP-NEXT: v_mul_hi_u32 v2, v7, v2
@@ -1812,14 +1812,14 @@ define <2 x i64> @v_udiv_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v6
; CGP-NEXT: v_cndmask_b32_e32 v2, v2, v4, vcc
; CGP-NEXT: v_cndmask_b32_e32 v3, v3, v5, vcc
+; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr9_vgpr10
; CGP-NEXT: ; implicit-def: $vgpr5
; CGP-NEXT: s_andn2_saveexec_b64 s[6:7], s[6:7]
; CGP-NEXT: s_cbranch_execz .LBB8_6
; CGP-NEXT: .LBB8_8:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v9
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v9
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
diff --git a/llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll b/llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll
index 3fd860ab72e3..2178cf15794f 100644
--- a/llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll
+++ b/llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll
@@ -13,6 +13,7 @@ define i64 @v_urem_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_or_b32_e32 v1, v5, v3
; CHECK-NEXT: v_mov_b32_e32 v0, 0
; CHECK-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CHECK-NEXT: v_cvt_f32_u32_e32 v6, v2
; CHECK-NEXT: ; implicit-def: $vgpr0_vgpr1
; CHECK-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CHECK-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -24,31 +25,30 @@ define i64 @v_urem_i64(i64 %num, i64 %den) {
; CHECK-NEXT: s_or_b64 exec, exec, s[4:5]
; CHECK-NEXT: s_setpc_b64 s[30:31]
; CHECK-NEXT: .LBB0_3:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v2
-; CHECK-NEXT: v_cvt_f32_u32_e32 v1, v3
-; CHECK-NEXT: v_sub_i32_e32 v6, vcc, 0, v2
+; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v3
+; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
; CHECK-NEXT: v_subb_u32_e32 v7, vcc, 0, v3, vcc
-; CHECK-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CHECK-NEXT: v_mac_f32_e32 v6, 0x4f800000, v0
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v6
; CHECK-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CHECK-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CHECK-NEXT: v_trunc_f32_e32 v1, v1
-; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CHECK-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CHECK-NEXT: v_mul_f32_e32 v6, 0x2f800000, v0
+; CHECK-NEXT: v_trunc_f32_e32 v6, v6
+; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v6
+; CHECK-NEXT: v_cvt_u32_f32_e32 v6, v6
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CHECK-NEXT: v_mul_lo_u32 v8, v6, v1
-; CHECK-NEXT: v_mul_lo_u32 v9, v6, v0
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v6
+; CHECK-NEXT: v_mul_lo_u32 v9, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v10, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v11, v6, v0
+; CHECK-NEXT: v_mul_hi_u32 v11, v1, v0
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v10, v8
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v10, v6, v9
; CHECK-NEXT: v_mul_hi_u32 v12, v0, v9
-; CHECK-NEXT: v_mul_hi_u32 v9, v1, v9
+; CHECK-NEXT: v_mul_hi_u32 v9, v6, v9
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v11
; CHECK-NEXT: v_mul_lo_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_lo_u32 v13, v1, v8
+; CHECK-NEXT: v_mul_lo_u32 v13, v6, v8
; CHECK-NEXT: v_mul_hi_u32 v14, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v8, v6, v8
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v10, v11
; CHECK-NEXT: v_cndmask_b32_e64 v11, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v9, vcc, v13, v9
@@ -64,20 +64,20 @@ define i64 @v_urem_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v11, v10
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v10
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v9
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v8, vcc
-; CHECK-NEXT: v_mul_lo_u32 v8, v6, v0
+; CHECK-NEXT: v_addc_u32_e32 v6, vcc, v6, v8, vcc
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v7, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v9, v6, v0
-; CHECK-NEXT: v_mul_lo_u32 v6, v6, v1
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v9, v1, v0
+; CHECK-NEXT: v_mul_lo_u32 v1, v1, v6
+; CHECK-NEXT: v_mul_lo_u32 v10, v6, v8
; CHECK-NEXT: v_mul_hi_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
-; CHECK-NEXT: v_add_i32_e32 v6, vcc, v7, v6
-; CHECK-NEXT: v_add_i32_e32 v6, vcc, v6, v9
-; CHECK-NEXT: v_mul_lo_u32 v7, v0, v6
-; CHECK-NEXT: v_mul_lo_u32 v9, v1, v6
-; CHECK-NEXT: v_mul_hi_u32 v12, v0, v6
-; CHECK-NEXT: v_mul_hi_u32 v6, v1, v6
+; CHECK-NEXT: v_mul_hi_u32 v8, v6, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v7, v1
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v7, v0, v1
+; CHECK-NEXT: v_mul_lo_u32 v9, v6, v1
+; CHECK-NEXT: v_mul_hi_u32 v12, v0, v1
+; CHECK-NEXT: v_mul_hi_u32 v1, v6, v1
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v10, v7
; CHECK-NEXT: v_cndmask_b32_e64 v10, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
@@ -91,9 +91,9 @@ define i64 @v_urem_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v8, v7
; CHECK-NEXT: v_cndmask_b32_e64 v8, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
-; CHECK-NEXT: v_add_i32_e32 v6, vcc, v6, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v8
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v7
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v6, vcc
+; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v6, v1, vcc
; CHECK-NEXT: v_mul_lo_u32 v6, v5, v0
; CHECK-NEXT: v_mul_hi_u32 v7, v4, v0
; CHECK-NEXT: v_mul_hi_u32 v0, v5, v0
@@ -148,14 +148,14 @@ define i64 @v_urem_i64(i64 %num, i64 %den) {
; CHECK-NEXT: v_cmp_ne_u32_e32 vcc, 0, v5
; CHECK-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc
; CHECK-NEXT: v_cndmask_b32_e32 v1, v4, v3, vcc
+; CHECK-NEXT: ; implicit-def: $vgpr6
; CHECK-NEXT: ; implicit-def: $vgpr2
; CHECK-NEXT: ; implicit-def: $vgpr4
; CHECK-NEXT: s_andn2_saveexec_b64 s[4:5], s[6:7]
; CHECK-NEXT: s_cbranch_execz .LBB0_2
; CHECK-NEXT: .LBB0_4:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v2
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v6
; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CHECK-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
; CHECK-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -618,36 +618,36 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_or_b32_e32 v1, v11, v5
; CGP-NEXT: v_mov_b32_e32 v0, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CGP-NEXT: v_cvt_f32_u32_e32 v2, v4
; CGP-NEXT: ; implicit-def: $vgpr0_vgpr1
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
; CGP-NEXT: s_cbranch_execz .LBB2_2
; CGP-NEXT: ; %bb.1:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v4
-; CGP-NEXT: v_cvt_f32_u32_e32 v1, v5
-; CGP-NEXT: v_sub_i32_e32 v2, vcc, 0, v4
+; CGP-NEXT: v_cvt_f32_u32_e32 v0, v5
+; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v4
; CGP-NEXT: v_subb_u32_e32 v3, vcc, 0, v5, vcc
-; CGP-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CGP-NEXT: v_mac_f32_e32 v2, 0x4f800000, v0
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CGP-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CGP-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CGP-NEXT: v_trunc_f32_e32 v1, v1
-; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CGP-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CGP-NEXT: v_mul_f32_e32 v2, 0x2f800000, v0
+; CGP-NEXT: v_trunc_f32_e32 v2, v2
+; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v2
+; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CGP-NEXT: v_mul_lo_u32 v12, v2, v1
-; CGP-NEXT: v_mul_lo_u32 v13, v2, v0
+; CGP-NEXT: v_mul_lo_u32 v12, v1, v2
+; CGP-NEXT: v_mul_lo_u32 v13, v1, v0
; CGP-NEXT: v_mul_lo_u32 v14, v3, v0
-; CGP-NEXT: v_mul_hi_u32 v15, v2, v0
+; CGP-NEXT: v_mul_hi_u32 v15, v1, v0
; CGP-NEXT: v_add_i32_e32 v12, vcc, v14, v12
-; CGP-NEXT: v_mul_lo_u32 v14, v1, v13
+; CGP-NEXT: v_mul_lo_u32 v14, v2, v13
; CGP-NEXT: v_mul_hi_u32 v16, v0, v13
-; CGP-NEXT: v_mul_hi_u32 v13, v1, v13
+; CGP-NEXT: v_mul_hi_u32 v13, v2, v13
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v15
; CGP-NEXT: v_mul_lo_u32 v15, v0, v12
-; CGP-NEXT: v_mul_lo_u32 v17, v1, v12
+; CGP-NEXT: v_mul_lo_u32 v17, v2, v12
; CGP-NEXT: v_mul_hi_u32 v18, v0, v12
-; CGP-NEXT: v_mul_hi_u32 v12, v1, v12
+; CGP-NEXT: v_mul_hi_u32 v12, v2, v12
; CGP-NEXT: v_add_i32_e32 v14, vcc, v14, v15
; CGP-NEXT: v_cndmask_b32_e64 v15, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v13, vcc, v17, v13
@@ -663,20 +663,20 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v14, vcc, v15, v14
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v14
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v13
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v12, vcc
-; CGP-NEXT: v_mul_lo_u32 v12, v2, v0
+; CGP-NEXT: v_addc_u32_e32 v2, vcc, v2, v12, vcc
+; CGP-NEXT: v_mul_lo_u32 v12, v1, v0
; CGP-NEXT: v_mul_lo_u32 v3, v3, v0
-; CGP-NEXT: v_mul_hi_u32 v13, v2, v0
-; CGP-NEXT: v_mul_lo_u32 v2, v2, v1
-; CGP-NEXT: v_mul_lo_u32 v14, v1, v12
+; CGP-NEXT: v_mul_hi_u32 v13, v1, v0
+; CGP-NEXT: v_mul_lo_u32 v1, v1, v2
+; CGP-NEXT: v_mul_lo_u32 v14, v2, v12
; CGP-NEXT: v_mul_hi_u32 v15, v0, v12
-; CGP-NEXT: v_mul_hi_u32 v12, v1, v12
-; CGP-NEXT: v_add_i32_e32 v2, vcc, v3, v2
-; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v13
-; CGP-NEXT: v_mul_lo_u32 v3, v0, v2
-; CGP-NEXT: v_mul_lo_u32 v13, v1, v2
-; CGP-NEXT: v_mul_hi_u32 v16, v0, v2
-; CGP-NEXT: v_mul_hi_u32 v2, v1, v2
+; CGP-NEXT: v_mul_hi_u32 v12, v2, v12
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v3, v1
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v13
+; CGP-NEXT: v_mul_lo_u32 v3, v0, v1
+; CGP-NEXT: v_mul_lo_u32 v13, v2, v1
+; CGP-NEXT: v_mul_hi_u32 v16, v0, v1
+; CGP-NEXT: v_mul_hi_u32 v1, v2, v1
; CGP-NEXT: v_add_i32_e32 v3, vcc, v14, v3
; CGP-NEXT: v_cndmask_b32_e64 v14, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
@@ -690,9 +690,9 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v3, vcc, v12, v3
; CGP-NEXT: v_cndmask_b32_e64 v12, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
-; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v12
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v12
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v3
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v2, vcc
+; CGP-NEXT: v_addc_u32_e32 v1, vcc, v2, v1, vcc
; CGP-NEXT: v_mul_lo_u32 v2, v11, v0
; CGP-NEXT: v_mul_hi_u32 v3, v10, v0
; CGP-NEXT: v_mul_hi_u32 v0, v11, v0
@@ -747,15 +747,15 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v3
; CGP-NEXT: v_cndmask_b32_e32 v0, v1, v4, vcc
; CGP-NEXT: v_cndmask_b32_e32 v1, v2, v5, vcc
+; CGP-NEXT: ; implicit-def: $vgpr2
; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr10
; CGP-NEXT: .LBB2_2: ; %Flow1
; CGP-NEXT: s_andn2_saveexec_b64 s[4:5], s[6:7]
; CGP-NEXT: s_cbranch_execz .LBB2_4
; CGP-NEXT: ; %bb.3:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v4
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v4
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -776,6 +776,7 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_or_b32_e32 v3, v9, v7
; CGP-NEXT: v_mov_b32_e32 v2, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[2:3]
+; CGP-NEXT: v_cvt_f32_u32_e32 v4, v6
; CGP-NEXT: ; implicit-def: $vgpr2_vgpr3
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -787,31 +788,30 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: s_or_b64 exec, exec, s[4:5]
; CGP-NEXT: s_setpc_b64 s[30:31]
; CGP-NEXT: .LBB2_7:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v6
-; CGP-NEXT: v_cvt_f32_u32_e32 v3, v7
-; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v6
+; CGP-NEXT: v_cvt_f32_u32_e32 v2, v7
+; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v6
; CGP-NEXT: v_subb_u32_e32 v5, vcc, 0, v7, vcc
-; CGP-NEXT: v_mac_f32_e32 v2, 0x4f800000, v3
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
+; CGP-NEXT: v_mac_f32_e32 v4, 0x4f800000, v2
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_mul_f32_e32 v2, 0x5f7ffffc, v2
-; CGP-NEXT: v_mul_f32_e32 v3, 0x2f800000, v2
-; CGP-NEXT: v_trunc_f32_e32 v3, v3
-; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v3
-; CGP-NEXT: v_cvt_u32_f32_e32 v3, v3
+; CGP-NEXT: v_mul_f32_e32 v4, 0x2f800000, v2
+; CGP-NEXT: v_trunc_f32_e32 v4, v4
+; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v4
+; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
-; CGP-NEXT: v_mul_lo_u32 v10, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v2
+; CGP-NEXT: v_mul_lo_u32 v10, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v11, v3, v2
; CGP-NEXT: v_mul_lo_u32 v12, v5, v2
-; CGP-NEXT: v_mul_hi_u32 v13, v4, v2
+; CGP-NEXT: v_mul_hi_u32 v13, v3, v2
; CGP-NEXT: v_add_i32_e32 v10, vcc, v12, v10
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v11
; CGP-NEXT: v_mul_hi_u32 v14, v2, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v3, v11
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v13
; CGP-NEXT: v_mul_lo_u32 v13, v2, v10
-; CGP-NEXT: v_mul_lo_u32 v15, v3, v10
+; CGP-NEXT: v_mul_lo_u32 v15, v4, v10
; CGP-NEXT: v_mul_hi_u32 v16, v2, v10
-; CGP-NEXT: v_mul_hi_u32 v10, v3, v10
+; CGP-NEXT: v_mul_hi_u32 v10, v4, v10
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v13
; CGP-NEXT: v_cndmask_b32_e64 v13, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v15, v11
@@ -827,20 +827,20 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
; CGP-NEXT: v_add_i32_e32 v10, vcc, v10, v12
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v11
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v10, vcc
-; CGP-NEXT: v_mul_lo_u32 v10, v4, v2
+; CGP-NEXT: v_addc_u32_e32 v4, vcc, v4, v10, vcc
+; CGP-NEXT: v_mul_lo_u32 v10, v3, v2
; CGP-NEXT: v_mul_lo_u32 v5, v5, v2
-; CGP-NEXT: v_mul_hi_u32 v11, v4, v2
-; CGP-NEXT: v_mul_lo_u32 v4, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v10
+; CGP-NEXT: v_mul_hi_u32 v11, v3, v2
+; CGP-NEXT: v_mul_lo_u32 v3, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v10
; CGP-NEXT: v_mul_hi_u32 v13, v2, v10
-; CGP-NEXT: v_mul_hi_u32 v10, v3, v10
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v5, v4
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v11
-; CGP-NEXT: v_mul_lo_u32 v5, v2, v4
-; CGP-NEXT: v_mul_lo_u32 v11, v3, v4
-; CGP-NEXT: v_mul_hi_u32 v14, v2, v4
-; CGP-NEXT: v_mul_hi_u32 v4, v3, v4
+; CGP-NEXT: v_mul_hi_u32 v10, v4, v10
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v5, v3
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v5, v2, v3
+; CGP-NEXT: v_mul_lo_u32 v11, v4, v3
+; CGP-NEXT: v_mul_hi_u32 v14, v2, v3
+; CGP-NEXT: v_mul_hi_u32 v3, v4, v3
; CGP-NEXT: v_add_i32_e32 v5, vcc, v12, v5
; CGP-NEXT: v_cndmask_b32_e64 v12, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v10, vcc, v11, v10
@@ -854,9 +854,9 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_add_i32_e32 v5, vcc, v10, v5
; CGP-NEXT: v_cndmask_b32_e64 v10, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v10, vcc, v11, v10
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v10
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v10
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v5
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v4, vcc
+; CGP-NEXT: v_addc_u32_e32 v3, vcc, v4, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v9, v2
; CGP-NEXT: v_mul_hi_u32 v5, v8, v2
; CGP-NEXT: v_mul_hi_u32 v2, v9, v2
@@ -911,14 +911,14 @@ define <2 x i64> @v_urem_v2i64(<2 x i64> %num, <2 x i64> %den) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v5
; CGP-NEXT: v_cndmask_b32_e32 v2, v3, v6, vcc
; CGP-NEXT: v_cndmask_b32_e32 v3, v4, v7, vcc
+; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr6
; CGP-NEXT: ; implicit-def: $vgpr8
; CGP-NEXT: s_andn2_saveexec_b64 s[4:5], s[6:7]
; CGP-NEXT: s_cbranch_execz .LBB2_6
; CGP-NEXT: .LBB2_8:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v6
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v6
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
@@ -1609,10 +1609,11 @@ define i64 @v_urem_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_mov_b32_e32 v3, v0
; CHECK-NEXT: v_mov_b32_e32 v4, v1
; CHECK-NEXT: s_mov_b64 s[4:5], 0x1000
+; CHECK-NEXT: v_mov_b32_e32 v0, 0
; CHECK-NEXT: v_lshl_b64 v[5:6], s[4:5], v2
; CHECK-NEXT: v_or_b32_e32 v1, v4, v6
-; CHECK-NEXT: v_mov_b32_e32 v0, 0
; CHECK-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CHECK-NEXT: v_cvt_f32_u32_e32 v2, v5
; CHECK-NEXT: ; implicit-def: $vgpr0_vgpr1
; CHECK-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CHECK-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -1624,31 +1625,30 @@ define i64 @v_urem_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: s_or_b64 exec, exec, s[4:5]
; CHECK-NEXT: s_setpc_b64 s[30:31]
; CHECK-NEXT: .LBB7_3:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v5
-; CHECK-NEXT: v_cvt_f32_u32_e32 v1, v6
-; CHECK-NEXT: v_sub_i32_e32 v2, vcc, 0, v5
+; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v6
+; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v5
; CHECK-NEXT: v_subb_u32_e32 v7, vcc, 0, v6, vcc
-; CHECK-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CHECK-NEXT: v_mac_f32_e32 v2, 0x4f800000, v0
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CHECK-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CHECK-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CHECK-NEXT: v_trunc_f32_e32 v1, v1
-; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CHECK-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CHECK-NEXT: v_mul_f32_e32 v2, 0x2f800000, v0
+; CHECK-NEXT: v_trunc_f32_e32 v2, v2
+; CHECK-NEXT: v_mac_f32_e32 v0, 0xcf800000, v2
+; CHECK-NEXT: v_cvt_u32_f32_e32 v2, v2
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CHECK-NEXT: v_mul_lo_u32 v8, v2, v1
-; CHECK-NEXT: v_mul_lo_u32 v9, v2, v0
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v2
+; CHECK-NEXT: v_mul_lo_u32 v9, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v10, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v11, v2, v0
+; CHECK-NEXT: v_mul_hi_u32 v11, v1, v0
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v10, v8
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v10, v2, v9
; CHECK-NEXT: v_mul_hi_u32 v12, v0, v9
-; CHECK-NEXT: v_mul_hi_u32 v9, v1, v9
+; CHECK-NEXT: v_mul_hi_u32 v9, v2, v9
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v11
; CHECK-NEXT: v_mul_lo_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_lo_u32 v13, v1, v8
+; CHECK-NEXT: v_mul_lo_u32 v13, v2, v8
; CHECK-NEXT: v_mul_hi_u32 v14, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v8, v2, v8
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v10, v11
; CHECK-NEXT: v_cndmask_b32_e64 v11, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v9, vcc, v13, v9
@@ -1664,20 +1664,20 @@ define i64 @v_urem_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_add_i32_e32 v10, vcc, v11, v10
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v8, v10
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v9
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v8, vcc
-; CHECK-NEXT: v_mul_lo_u32 v8, v2, v0
+; CHECK-NEXT: v_addc_u32_e32 v2, vcc, v2, v8, vcc
+; CHECK-NEXT: v_mul_lo_u32 v8, v1, v0
; CHECK-NEXT: v_mul_lo_u32 v7, v7, v0
-; CHECK-NEXT: v_mul_hi_u32 v9, v2, v0
-; CHECK-NEXT: v_mul_lo_u32 v2, v2, v1
-; CHECK-NEXT: v_mul_lo_u32 v10, v1, v8
+; CHECK-NEXT: v_mul_hi_u32 v9, v1, v0
+; CHECK-NEXT: v_mul_lo_u32 v1, v1, v2
+; CHECK-NEXT: v_mul_lo_u32 v10, v2, v8
; CHECK-NEXT: v_mul_hi_u32 v11, v0, v8
-; CHECK-NEXT: v_mul_hi_u32 v8, v1, v8
-; CHECK-NEXT: v_add_i32_e32 v2, vcc, v7, v2
-; CHECK-NEXT: v_add_i32_e32 v2, vcc, v2, v9
-; CHECK-NEXT: v_mul_lo_u32 v7, v0, v2
-; CHECK-NEXT: v_mul_lo_u32 v9, v1, v2
-; CHECK-NEXT: v_mul_hi_u32 v12, v0, v2
-; CHECK-NEXT: v_mul_hi_u32 v2, v1, v2
+; CHECK-NEXT: v_mul_hi_u32 v8, v2, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v7, v1
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v9
+; CHECK-NEXT: v_mul_lo_u32 v7, v0, v1
+; CHECK-NEXT: v_mul_lo_u32 v9, v2, v1
+; CHECK-NEXT: v_mul_hi_u32 v12, v0, v1
+; CHECK-NEXT: v_mul_hi_u32 v1, v2, v1
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v10, v7
; CHECK-NEXT: v_cndmask_b32_e64 v10, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
@@ -1691,9 +1691,9 @@ define i64 @v_urem_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_add_i32_e32 v7, vcc, v8, v7
; CHECK-NEXT: v_cndmask_b32_e64 v8, 0, 1, vcc
; CHECK-NEXT: v_add_i32_e32 v8, vcc, v9, v8
-; CHECK-NEXT: v_add_i32_e32 v2, vcc, v2, v8
+; CHECK-NEXT: v_add_i32_e32 v1, vcc, v1, v8
; CHECK-NEXT: v_add_i32_e32 v0, vcc, v0, v7
-; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v1, v2, vcc
+; CHECK-NEXT: v_addc_u32_e32 v1, vcc, v2, v1, vcc
; CHECK-NEXT: v_mul_lo_u32 v2, v4, v0
; CHECK-NEXT: v_mul_hi_u32 v7, v3, v0
; CHECK-NEXT: v_mul_hi_u32 v0, v4, v0
@@ -1748,14 +1748,14 @@ define i64 @v_urem_i64_pow2_shl_denom(i64 %x, i64 %y) {
; CHECK-NEXT: v_cmp_ne_u32_e32 vcc, 0, v3
; CHECK-NEXT: v_cndmask_b32_e32 v0, v1, v4, vcc
; CHECK-NEXT: v_cndmask_b32_e32 v1, v2, v5, vcc
+; CHECK-NEXT: ; implicit-def: $vgpr2
; CHECK-NEXT: ; implicit-def: $vgpr5_vgpr6
; CHECK-NEXT: ; implicit-def: $vgpr3
; CHECK-NEXT: s_andn2_saveexec_b64 s[4:5], s[6:7]
; CHECK-NEXT: s_cbranch_execz .LBB7_2
; CHECK-NEXT: .LBB7_4:
-; CHECK-NEXT: v_cvt_f32_u32_e32 v0, v5
+; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v2
; CHECK-NEXT: v_sub_i32_e32 v1, vcc, 0, v5
-; CHECK-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CHECK-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CHECK-NEXT: v_cvt_u32_f32_e32 v0, v0
; CHECK-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -2043,40 +2043,40 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_mov_b32_e32 v5, v2
; CGP-NEXT: v_mov_b32_e32 v7, v3
; CGP-NEXT: s_mov_b64 s[6:7], 0x1000
+; CGP-NEXT: v_mov_b32_e32 v0, 0
; CGP-NEXT: v_lshl_b64 v[2:3], s[6:7], v4
; CGP-NEXT: v_or_b32_e32 v1, v9, v3
-; CGP-NEXT: v_mov_b32_e32 v0, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[0:1]
+; CGP-NEXT: v_cvt_f32_u32_e32 v4, v2
; CGP-NEXT: ; implicit-def: $vgpr0_vgpr1
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[8:9], exec, s[4:5]
; CGP-NEXT: s_cbranch_execz .LBB8_2
; CGP-NEXT: ; %bb.1:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v2
-; CGP-NEXT: v_cvt_f32_u32_e32 v1, v3
-; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v2
+; CGP-NEXT: v_cvt_f32_u32_e32 v0, v3
+; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
; CGP-NEXT: v_subb_u32_e32 v10, vcc, 0, v3, vcc
-; CGP-NEXT: v_mac_f32_e32 v0, 0x4f800000, v1
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
+; CGP-NEXT: v_mac_f32_e32 v4, 0x4f800000, v0
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v4
; CGP-NEXT: v_mul_f32_e32 v0, 0x5f7ffffc, v0
-; CGP-NEXT: v_mul_f32_e32 v1, 0x2f800000, v0
-; CGP-NEXT: v_trunc_f32_e32 v1, v1
-; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v1
-; CGP-NEXT: v_cvt_u32_f32_e32 v1, v1
+; CGP-NEXT: v_mul_f32_e32 v4, 0x2f800000, v0
+; CGP-NEXT: v_trunc_f32_e32 v4, v4
+; CGP-NEXT: v_mac_f32_e32 v0, 0xcf800000, v4
+; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v1
-; CGP-NEXT: v_mul_lo_u32 v12, v4, v0
+; CGP-NEXT: v_mul_lo_u32 v11, v1, v4
+; CGP-NEXT: v_mul_lo_u32 v12, v1, v0
; CGP-NEXT: v_mul_lo_u32 v13, v10, v0
-; CGP-NEXT: v_mul_hi_u32 v14, v4, v0
+; CGP-NEXT: v_mul_hi_u32 v14, v1, v0
; CGP-NEXT: v_add_i32_e32 v11, vcc, v13, v11
-; CGP-NEXT: v_mul_lo_u32 v13, v1, v12
+; CGP-NEXT: v_mul_lo_u32 v13, v4, v12
; CGP-NEXT: v_mul_hi_u32 v15, v0, v12
-; CGP-NEXT: v_mul_hi_u32 v12, v1, v12
+; CGP-NEXT: v_mul_hi_u32 v12, v4, v12
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v14
; CGP-NEXT: v_mul_lo_u32 v14, v0, v11
-; CGP-NEXT: v_mul_lo_u32 v16, v1, v11
+; CGP-NEXT: v_mul_lo_u32 v16, v4, v11
; CGP-NEXT: v_mul_hi_u32 v17, v0, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v1, v11
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
; CGP-NEXT: v_add_i32_e32 v13, vcc, v13, v14
; CGP-NEXT: v_cndmask_b32_e64 v14, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v12, vcc, v16, v12
@@ -2092,20 +2092,20 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v13, vcc, v14, v13
; CGP-NEXT: v_add_i32_e32 v11, vcc, v11, v13
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v12
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v11, vcc
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v0
+; CGP-NEXT: v_addc_u32_e32 v4, vcc, v4, v11, vcc
+; CGP-NEXT: v_mul_lo_u32 v11, v1, v0
; CGP-NEXT: v_mul_lo_u32 v10, v10, v0
-; CGP-NEXT: v_mul_hi_u32 v12, v4, v0
-; CGP-NEXT: v_mul_lo_u32 v4, v4, v1
-; CGP-NEXT: v_mul_lo_u32 v13, v1, v11
+; CGP-NEXT: v_mul_hi_u32 v12, v1, v0
+; CGP-NEXT: v_mul_lo_u32 v1, v1, v4
+; CGP-NEXT: v_mul_lo_u32 v13, v4, v11
; CGP-NEXT: v_mul_hi_u32 v14, v0, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v1, v11
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v10, v4
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v12
-; CGP-NEXT: v_mul_lo_u32 v10, v0, v4
-; CGP-NEXT: v_mul_lo_u32 v12, v1, v4
-; CGP-NEXT: v_mul_hi_u32 v15, v0, v4
-; CGP-NEXT: v_mul_hi_u32 v4, v1, v4
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v10, v1
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v12
+; CGP-NEXT: v_mul_lo_u32 v10, v0, v1
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v1
+; CGP-NEXT: v_mul_hi_u32 v15, v0, v1
+; CGP-NEXT: v_mul_hi_u32 v1, v4, v1
; CGP-NEXT: v_add_i32_e32 v10, vcc, v13, v10
; CGP-NEXT: v_cndmask_b32_e64 v13, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v12, v11
@@ -2119,9 +2119,9 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v10, vcc, v11, v10
; CGP-NEXT: v_cndmask_b32_e64 v11, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v12, v11
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v11
+; CGP-NEXT: v_add_i32_e32 v1, vcc, v1, v11
; CGP-NEXT: v_add_i32_e32 v0, vcc, v0, v10
-; CGP-NEXT: v_addc_u32_e32 v1, vcc, v1, v4, vcc
+; CGP-NEXT: v_addc_u32_e32 v1, vcc, v4, v1, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v9, v0
; CGP-NEXT: v_mul_hi_u32 v10, v8, v0
; CGP-NEXT: v_mul_hi_u32 v0, v9, v0
@@ -2176,6 +2176,7 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v8
; CGP-NEXT: v_cndmask_b32_e32 v0, v1, v2, vcc
; CGP-NEXT: v_cndmask_b32_e32 v1, v4, v3, vcc
+; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr2_vgpr3
; CGP-NEXT: ; implicit-def: $vgpr8
; CGP-NEXT: .LBB8_2: ; %Flow1
@@ -2184,9 +2185,8 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: s_xor_b64 exec, exec, s[4:5]
; CGP-NEXT: s_cbranch_execz .LBB8_4
; CGP-NEXT: ; %bb.3:
-; CGP-NEXT: v_cvt_f32_u32_e32 v0, v2
+; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v4
; CGP-NEXT: v_sub_i32_e32 v1, vcc, 0, v2
-; CGP-NEXT: v_rcp_iflag_f32_e32 v0, v0
; CGP-NEXT: v_mul_f32_e32 v0, 0x4f7ffffe, v0
; CGP-NEXT: v_cvt_u32_f32_e32 v0, v0
; CGP-NEXT: v_mul_lo_u32 v1, v1, v0
@@ -2207,6 +2207,7 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_or_b32_e32 v3, v7, v10
; CGP-NEXT: v_mov_b32_e32 v2, 0
; CGP-NEXT: v_cmp_ne_u64_e32 vcc, 0, v[2:3]
+; CGP-NEXT: v_cvt_f32_u32_e32 v4, v9
; CGP-NEXT: ; implicit-def: $vgpr2_vgpr3
; CGP-NEXT: s_and_saveexec_b64 s[4:5], vcc
; CGP-NEXT: s_xor_b64 s[6:7], exec, s[4:5]
@@ -2218,31 +2219,30 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: s_or_b64 exec, exec, s[4:5]
; CGP-NEXT: s_setpc_b64 s[30:31]
; CGP-NEXT: .LBB8_7:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v9
-; CGP-NEXT: v_cvt_f32_u32_e32 v3, v10
-; CGP-NEXT: v_sub_i32_e32 v4, vcc, 0, v9
+; CGP-NEXT: v_cvt_f32_u32_e32 v2, v10
+; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v9
; CGP-NEXT: v_subb_u32_e32 v6, vcc, 0, v10, vcc
-; CGP-NEXT: v_mac_f32_e32 v2, 0x4f800000, v3
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
+; CGP-NEXT: v_mac_f32_e32 v4, 0x4f800000, v2
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_mul_f32_e32 v2, 0x5f7ffffc, v2
-; CGP-NEXT: v_mul_f32_e32 v3, 0x2f800000, v2
-; CGP-NEXT: v_trunc_f32_e32 v3, v3
-; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v3
-; CGP-NEXT: v_cvt_u32_f32_e32 v3, v3
+; CGP-NEXT: v_mul_f32_e32 v4, 0x2f800000, v2
+; CGP-NEXT: v_trunc_f32_e32 v4, v4
+; CGP-NEXT: v_mac_f32_e32 v2, 0xcf800000, v4
+; CGP-NEXT: v_cvt_u32_f32_e32 v4, v4
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
-; CGP-NEXT: v_mul_lo_u32 v8, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v11, v4, v2
+; CGP-NEXT: v_mul_lo_u32 v8, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v11, v3, v2
; CGP-NEXT: v_mul_lo_u32 v12, v6, v2
-; CGP-NEXT: v_mul_hi_u32 v13, v4, v2
+; CGP-NEXT: v_mul_hi_u32 v13, v3, v2
; CGP-NEXT: v_add_i32_e32 v8, vcc, v12, v8
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v11
; CGP-NEXT: v_mul_hi_u32 v14, v2, v11
-; CGP-NEXT: v_mul_hi_u32 v11, v3, v11
+; CGP-NEXT: v_mul_hi_u32 v11, v4, v11
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v13
; CGP-NEXT: v_mul_lo_u32 v13, v2, v8
-; CGP-NEXT: v_mul_lo_u32 v15, v3, v8
+; CGP-NEXT: v_mul_lo_u32 v15, v4, v8
; CGP-NEXT: v_mul_hi_u32 v16, v2, v8
-; CGP-NEXT: v_mul_hi_u32 v8, v3, v8
+; CGP-NEXT: v_mul_hi_u32 v8, v4, v8
; CGP-NEXT: v_add_i32_e32 v12, vcc, v12, v13
; CGP-NEXT: v_cndmask_b32_e64 v13, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v11, vcc, v15, v11
@@ -2258,20 +2258,20 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v12, vcc, v13, v12
; CGP-NEXT: v_add_i32_e32 v8, vcc, v8, v12
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v11
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v8, vcc
-; CGP-NEXT: v_mul_lo_u32 v8, v4, v2
+; CGP-NEXT: v_addc_u32_e32 v4, vcc, v4, v8, vcc
+; CGP-NEXT: v_mul_lo_u32 v8, v3, v2
; CGP-NEXT: v_mul_lo_u32 v6, v6, v2
-; CGP-NEXT: v_mul_hi_u32 v11, v4, v2
-; CGP-NEXT: v_mul_lo_u32 v4, v4, v3
-; CGP-NEXT: v_mul_lo_u32 v12, v3, v8
+; CGP-NEXT: v_mul_hi_u32 v11, v3, v2
+; CGP-NEXT: v_mul_lo_u32 v3, v3, v4
+; CGP-NEXT: v_mul_lo_u32 v12, v4, v8
; CGP-NEXT: v_mul_hi_u32 v13, v2, v8
-; CGP-NEXT: v_mul_hi_u32 v8, v3, v8
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v6, v4
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v11
-; CGP-NEXT: v_mul_lo_u32 v6, v2, v4
-; CGP-NEXT: v_mul_lo_u32 v11, v3, v4
-; CGP-NEXT: v_mul_hi_u32 v14, v2, v4
-; CGP-NEXT: v_mul_hi_u32 v4, v3, v4
+; CGP-NEXT: v_mul_hi_u32 v8, v4, v8
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v6, v3
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v11
+; CGP-NEXT: v_mul_lo_u32 v6, v2, v3
+; CGP-NEXT: v_mul_lo_u32 v11, v4, v3
+; CGP-NEXT: v_mul_hi_u32 v14, v2, v3
+; CGP-NEXT: v_mul_hi_u32 v3, v4, v3
; CGP-NEXT: v_add_i32_e32 v6, vcc, v12, v6
; CGP-NEXT: v_cndmask_b32_e64 v12, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
@@ -2285,9 +2285,9 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_add_i32_e32 v6, vcc, v8, v6
; CGP-NEXT: v_cndmask_b32_e64 v8, 0, 1, vcc
; CGP-NEXT: v_add_i32_e32 v8, vcc, v11, v8
-; CGP-NEXT: v_add_i32_e32 v4, vcc, v4, v8
+; CGP-NEXT: v_add_i32_e32 v3, vcc, v3, v8
; CGP-NEXT: v_add_i32_e32 v2, vcc, v2, v6
-; CGP-NEXT: v_addc_u32_e32 v3, vcc, v3, v4, vcc
+; CGP-NEXT: v_addc_u32_e32 v3, vcc, v4, v3, vcc
; CGP-NEXT: v_mul_lo_u32 v4, v7, v2
; CGP-NEXT: v_mul_hi_u32 v6, v5, v2
; CGP-NEXT: v_mul_hi_u32 v2, v7, v2
@@ -2342,14 +2342,14 @@ define <2 x i64> @v_urem_v2i64_pow2_shl_denom(<2 x i64> %x, <2 x i64> %y) {
; CGP-NEXT: v_cmp_ne_u32_e32 vcc, 0, v5
; CGP-NEXT: v_cndmask_b32_e32 v2, v3, v6, vcc
; CGP-NEXT: v_cndmask_b32_e32 v3, v4, v7, vcc
+; CGP-NEXT: ; implicit-def: $vgpr4
; CGP-NEXT: ; implicit-def: $vgpr9_vgpr10
; CGP-NEXT: ; implicit-def: $vgpr5
; CGP-NEXT: s_andn2_saveexec_b64 s[4:5], s[6:7]
; CGP-NEXT: s_cbranch_execz .LBB8_6
; CGP-NEXT: .LBB8_8:
-; CGP-NEXT: v_cvt_f32_u32_e32 v2, v9
+; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v4
; CGP-NEXT: v_sub_i32_e32 v3, vcc, 0, v9
-; CGP-NEXT: v_rcp_iflag_f32_e32 v2, v2
; CGP-NEXT: v_mul_f32_e32 v2, 0x4f7ffffe, v2
; CGP-NEXT: v_cvt_u32_f32_e32 v2, v2
; CGP-NEXT: v_mul_lo_u32 v3, v3, v2
diff --git a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll
index c7bd30285067..bb4c0b7aca47 100644
--- a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll
+++ b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_buffer.ll
@@ -498,32 +498,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX9-LABEL: add_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB2_2
@@ -537,8 +536,7 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_add_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -573,30 +571,30 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB2_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: buffer_atomic_add v0, off, s[8:11], 0 glc
+; GFX10W64-NEXT: buffer_atomic_add v4, off, s[8:11], 0 glc
; GFX10W64-NEXT: .LBB2_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: add_i32_varying_vdata:
@@ -618,31 +616,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB2_2
; GFX10W32-NEXT: ; %bb.1:
; GFX10W32-NEXT: s_mov_b32 s3, s4
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: buffer_atomic_add v0, off, s[4:7], 0 glc
+; GFX10W32-NEXT: buffer_atomic_add v4, off, s[4:7], 0 glc
; GFX10W32-NEXT: .LBB2_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: add_i32_varying_vdata:
@@ -681,31 +679,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB2_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: buffer_atomic_add_u32 v0, off, s[8:11], 0 glc
+; GFX11W64-NEXT: buffer_atomic_add_u32 v4, off, s[8:11], 0 glc
; GFX11W64-NEXT: .LBB2_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -732,33 +730,32 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB2_2
; GFX11W32-NEXT: ; %bb.1:
; GFX11W32-NEXT: s_mov_b32 s3, s4
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX11W32-NEXT: v_mov_b32_e32 v4, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: buffer_atomic_add_u32 v0, off, s[4:7], 0 glc
+; GFX11W32-NEXT: buffer_atomic_add_u32 v4, off, s[4:7], 0 glc
; GFX11W32-NEXT: .LBB2_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
@@ -836,32 +833,31 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
;
; GFX9-LABEL: struct_add_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB3_2
@@ -870,15 +866,14 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX9-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
; GFX9-NEXT: v_mov_b32_e32 v0, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: v_mov_b32_e32 v3, s5
-; GFX9-NEXT: buffer_atomic_add v0, v3, s[8:11], 0 idxen glc
+; GFX9-NEXT: v_mov_b32_e32 v4, s5
+; GFX9-NEXT: buffer_atomic_add v0, v4, s[8:11], 0 idxen glc
; GFX9-NEXT: .LBB3_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_add_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -913,33 +908,33 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB3_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_clause 0x1
; GFX10W64-NEXT: s_load_dword s5, s[0:1], 0x44
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: v_mov_b32_e32 v4, s5
-; GFX10W64-NEXT: buffer_atomic_add v0, v4, s[8:11], 0 idxen glc
+; GFX10W64-NEXT: v_mov_b32_e32 v5, s5
+; GFX10W64-NEXT: buffer_atomic_add v4, v5, s[8:11], 0 idxen glc
; GFX10W64-NEXT: .LBB3_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: struct_add_i32_varying_vdata:
@@ -961,12 +956,13 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB3_2
; GFX10W32-NEXT: ; %bb.1:
@@ -974,21 +970,20 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX10W32-NEXT: s_clause 0x1
; GFX10W32-NEXT: s_load_dword s8, s[0:1], 0x44
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: v_mov_b32_e32 v4, s8
-; GFX10W32-NEXT: buffer_atomic_add v0, v4, s[4:7], 0 idxen glc
+; GFX10W32-NEXT: v_mov_b32_e32 v5, s8
+; GFX10W32-NEXT: buffer_atomic_add v4, v5, s[4:7], 0 idxen glc
; GFX10W32-NEXT: .LBB3_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: struct_add_i32_varying_vdata:
@@ -1027,34 +1022,34 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB3_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_clause 0x1
; GFX11W64-NEXT: s_load_b32 s5, s[0:1], 0x44
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: v_mov_b32_e32 v4, s5
-; GFX11W64-NEXT: buffer_atomic_add_u32 v0, v4, s[8:11], 0 idxen glc
+; GFX11W64-NEXT: v_mov_b32_e32 v5, s5
+; GFX11W64-NEXT: buffer_atomic_add_u32 v4, v5, s[8:11], 0 idxen glc
; GFX11W64-NEXT: .LBB3_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -1081,14 +1076,14 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB3_2
; GFX11W32-NEXT: ; %bb.1:
@@ -1096,21 +1091,19 @@ define amdgpu_kernel void @struct_add_i32_varying_vdata(i32 addrspace(1)* %out,
; GFX11W32-NEXT: s_clause 0x1
; GFX11W32-NEXT: s_load_b32 s8, s[0:1], 0x44
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: v_mov_b32_e32 v4, s8
-; GFX11W32-NEXT: buffer_atomic_add_u32 v0, v4, s[4:7], 0 idxen glc
+; GFX11W32-NEXT: v_dual_mov_b32 v4, s3 :: v_dual_mov_b32 v5, s8
+; GFX11W32-NEXT: buffer_atomic_add_u32 v4, v5, s[4:7], 0 idxen glc
; GFX11W32-NEXT: .LBB3_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
@@ -1685,32 +1678,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX9-LABEL: sub_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB7_2
@@ -1724,8 +1716,7 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_sub_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -1760,30 +1751,30 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB7_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: buffer_atomic_sub v0, off, s[8:11], 0 glc
+; GFX10W64-NEXT: buffer_atomic_sub v4, off, s[8:11], 0 glc
; GFX10W64-NEXT: .LBB7_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: sub_i32_varying_vdata:
@@ -1805,31 +1796,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB7_2
; GFX10W32-NEXT: ; %bb.1:
; GFX10W32-NEXT: s_mov_b32 s3, s4
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: buffer_atomic_sub v0, off, s[4:7], 0 glc
+; GFX10W32-NEXT: buffer_atomic_sub v4, off, s[4:7], 0 glc
; GFX10W32-NEXT: .LBB7_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: sub_i32_varying_vdata:
@@ -1868,31 +1859,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB7_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: buffer_atomic_sub_u32 v0, off, s[8:11], 0 glc
+; GFX11W64-NEXT: buffer_atomic_sub_u32 v4, off, s[8:11], 0 glc
; GFX11W64-NEXT: .LBB7_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -1919,33 +1910,32 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB7_2
; GFX11W32-NEXT: ; %bb.1:
; GFX11W32-NEXT: s_mov_b32 s3, s4
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX11W32-NEXT: v_mov_b32_e32 v4, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: buffer_atomic_sub_u32 v0, off, s[4:7], 0 glc
+; GFX11W32-NEXT: buffer_atomic_sub_u32 v4, off, s[4:7], 0 glc
; GFX11W32-NEXT: .LBB7_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
diff --git a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll
index ea9022c83c4d..c6ba43a59188 100644
--- a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll
+++ b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_local_pointer.ll
@@ -491,48 +491,46 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
;
; GFX8-LABEL: add_i32_varying:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB2_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v3, s4
+; GFX8-NEXT: v_mov_b32_e32 v0, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_add_rtn_u32 v0, v0, v3
+; GFX8-NEXT: ds_add_rtn_u32 v0, v3, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB2_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s4, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: s_mov_b32 s3, 0xf000
; GFX8-NEXT: s_mov_b32 s2, -1
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s4, v0
@@ -541,47 +539,45 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
;
; GFX9-LABEL: add_i32_varying:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB2_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v3, s4
+; GFX9-NEXT: v_mov_b32_e32 v0, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_add_rtn_u32 v0, v0, v3
+; GFX9-NEXT: ds_add_rtn_u32 v0, v3, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB2_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s4, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: v_add_u32_e32 v0, s4, v0
@@ -618,6 +614,7 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: v_writelane_b32 v3, s5, 32
; GFX1064-NEXT: s_mov_b64 exec, s[2:3]
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v4, 0
; GFX1064-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1064-NEXT: v_writelane_b32 v3, s6, 48
; GFX1064-NEXT: s_mov_b64 exec, s[4:5]
@@ -627,12 +624,11 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB2_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
-; GFX1064-NEXT: v_mov_b32_e32 v4, s7
+; GFX1064-NEXT: v_mov_b32_e32 v0, s7
; GFX1064-NEXT: s_mov_b32 s3, s7
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_add_rtn_u32 v0, v0, v4
+; GFX1064-NEXT: ds_add_rtn_u32 v0, v4, v0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB2_2:
@@ -667,6 +663,7 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v4, 0
; GFX1032-NEXT: s_or_saveexec_b32 s2, -1
; GFX1032-NEXT: v_writelane_b32 v3, s3, 16
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
@@ -676,11 +673,10 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB2_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v0, 0
-; GFX1032-NEXT: v_mov_b32_e32 v4, s4
+; GFX1032-NEXT: v_mov_b32_e32 v0, s4
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_add_rtn_u32 v0, v0, v4
+; GFX1032-NEXT: ds_add_rtn_u32 v0, v4, v0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB2_2:
@@ -731,8 +727,9 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: v_readlane_b32 s6, v1, 47
; GFX1164-NEXT: v_writelane_b32 v3, s5, 32
; GFX1164-NEXT: s_mov_b64 exec, s[2:3]
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v4, 0
; GFX1164-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1164-NEXT: v_writelane_b32 v3, s6, 48
; GFX1164-NEXT: s_mov_b64 exec, s[4:5]
@@ -742,12 +739,11 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1164-NEXT: s_cbranch_execz .LBB2_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v0, 0
-; GFX1164-NEXT: v_mov_b32_e32 v4, s7
+; GFX1164-NEXT: v_mov_b32_e32 v0, s7
; GFX1164-NEXT: s_mov_b32 s3, s7
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_add_rtn_u32 v0, v0, v4
+; GFX1164-NEXT: ds_add_rtn_u32 v0, v4, v0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB2_2:
@@ -786,8 +782,9 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: v_readlane_b32 s4, v1, 31
; GFX1132-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1132-NEXT: v_mov_b32_e32 v4, 0
; GFX1132-NEXT: s_or_saveexec_b32 s2, -1
; GFX1132-NEXT: v_writelane_b32 v3, s3, 16
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
@@ -797,11 +794,10 @@ define amdgpu_kernel void @add_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1132-NEXT: s_cbranch_execz .LBB2_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v0, 0
-; GFX1132-NEXT: v_mov_b32_e32 v4, s4
+; GFX1132-NEXT: v_mov_b32_e32 v0, s4
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_add_rtn_u32 v0, v0, v4
+; GFX1132-NEXT: ds_add_rtn_u32 v0, v4, v0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB2_2:
@@ -835,8 +831,9 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
;
; GFX8-LABEL: add_i32_varying_nouse:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v2, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v2, exec_hi, v2
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: v_mov_b32_e32 v1, 0
@@ -856,23 +853,23 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
; GFX8-NEXT: v_readlane_b32 s2, v1, 63
; GFX8-NEXT: s_mov_b64 exec, s[0:1]
; GFX8-NEXT: s_mov_b32 s0, s2
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB3_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v2, s0
+; GFX8-NEXT: v_mov_b32_e32 v0, s0
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_add_u32 v0, v2
+; GFX8-NEXT: ds_add_u32 v2, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB3_2:
; GFX8-NEXT: s_endpgm
;
; GFX9-LABEL: add_i32_varying_nouse:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v2, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v2, exec_hi, v2
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: v_mov_b32_e32 v1, 0
@@ -892,14 +889,13 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
; GFX9-NEXT: v_readlane_b32 s2, v1, 63
; GFX9-NEXT: s_mov_b64 exec, s[0:1]
; GFX9-NEXT: s_mov_b32 s0, s2
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB3_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v2, s0
+; GFX9-NEXT: v_mov_b32_e32 v0, s0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_add_u32 v0, v2
+; GFX9-NEXT: ds_add_u32 v2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB3_2:
; GFX9-NEXT: s_endpgm
@@ -924,13 +920,13 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
; GFX1064-NEXT: v_readlane_b32 s2, v1, 0
; GFX1064-NEXT: v_readlane_b32 s3, v1, 32
; GFX1064-NEXT: s_mov_b64 exec, s[0:1]
-; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v0, 0
; GFX1064-NEXT: s_add_i32 s0, s2, s3
-; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
+; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX1064-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB3_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
; GFX1064-NEXT: v_mov_b32_e32 v3, s0
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
@@ -955,16 +951,16 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
; GFX1032-NEXT: v_permlanex16_b32 v2, v2, -1, -1
; GFX1032-NEXT: v_add_nc_u32_e32 v1, v1, v2
; GFX1032-NEXT: s_mov_b32 exec_lo, s0
-; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX1032-NEXT: v_mov_b32_e32 v0, v1
-; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v3
+; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v0, 0
+; GFX1032-NEXT: v_mov_b32_e32 v3, v1
+; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
; GFX1032-NEXT: s_and_saveexec_b32 s0, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB3_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v3, 0
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_add_u32 v3, v0
+; GFX1032-NEXT: ds_add_u32 v0, v3
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB3_2:
@@ -996,17 +992,17 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
; GFX1164-NEXT: v_add_nc_u32_e32 v1, v1, v2
; GFX1164-NEXT: s_mov_b64 exec, s[0:1]
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1)
-; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v0
-; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX1164-NEXT: v_mov_b32_e32 v0, v1
+; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v0, 0
+; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3)
+; GFX1164-NEXT: v_mov_b32_e32 v3, v1
; GFX1164-NEXT: s_mov_b64 s[0:1], exec
-; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v3
+; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v4
; GFX1164-NEXT: s_cbranch_execz .LBB3_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v3, 0
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_add_u32 v3, v0
+; GFX1164-NEXT: ds_add_u32 v0, v3
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB3_2:
@@ -1031,17 +1027,16 @@ define amdgpu_kernel void @add_i32_varying_nouse() {
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)
; GFX1132-NEXT: v_add_nc_u32_e32 v1, v1, v2
; GFX1132-NEXT: s_mov_b32 exec_lo, s0
-; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
+; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX1132-NEXT: v_mov_b32_e32 v0, v1
+; GFX1132-NEXT: v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v3, v1
; GFX1132-NEXT: s_mov_b32 s0, exec_lo
-; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v3
+; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v4
; GFX1132-NEXT: s_cbranch_execz .LBB3_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v3, 0
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_add_u32 v3, v0
+; GFX1132-NEXT: ds_add_u32 v0, v3
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB3_2:
@@ -1059,19 +1054,19 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX7LESS: ; %bb.0: ; %entry
; GFX7LESS-NEXT: s_mov_b64 s[4:5], exec
; GFX7LESS-NEXT: v_mbcnt_lo_u32_b32_e64 v0, s4, 0
-; GFX7LESS-NEXT: v_mbcnt_hi_u32_b32_e32 v2, s5, v0
-; GFX7LESS-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX7LESS-NEXT: v_mbcnt_hi_u32_b32_e32 v3, s5, v0
+; GFX7LESS-NEXT: v_mov_b32_e32 v2, 0
+; GFX7LESS-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX7LESS-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX7LESS-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX7LESS-NEXT: s_cbranch_execz .LBB4_2
; GFX7LESS-NEXT: ; %bb.1:
; GFX7LESS-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
; GFX7LESS-NEXT: s_mul_i32 s4, s4, 5
-; GFX7LESS-NEXT: v_mov_b32_e32 v1, 0
-; GFX7LESS-NEXT: v_mov_b32_e32 v0, s4
+; GFX7LESS-NEXT: v_mov_b32_e32 v1, s4
; GFX7LESS-NEXT: s_mov_b32 m0, -1
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
-; GFX7LESS-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX7LESS-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
; GFX7LESS-NEXT: .LBB4_2:
; GFX7LESS-NEXT: s_or_b64 exec, exec, s[2:3]
@@ -1081,8 +1076,8 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
; GFX7LESS-NEXT: v_readfirstlane_b32 s4, v0
; GFX7LESS-NEXT: v_readfirstlane_b32 s5, v1
-; GFX7LESS-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
-; GFX7LESS-NEXT: v_mul_u32_u24_e32 v0, 5, v2
+; GFX7LESS-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
+; GFX7LESS-NEXT: v_mul_u32_u24_e32 v0, 5, v3
; GFX7LESS-NEXT: v_mov_b32_e32 v2, s5
; GFX7LESS-NEXT: v_add_i32_e32 v0, vcc, s4, v0
; GFX7LESS-NEXT: v_addc_u32_e32 v1, vcc, v2, v1, vcc
@@ -1093,19 +1088,19 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX8: ; %bb.0: ; %entry
; GFX8-NEXT: s_mov_b64 s[4:5], exec
; GFX8-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX8-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB4_2
; GFX8-NEXT: ; %bb.1:
; GFX8-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
; GFX8-NEXT: s_mul_i32 s4, s4, 5
-; GFX8-NEXT: v_mov_b32_e32 v0, s4
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX8-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB4_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
@@ -1115,7 +1110,7 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: v_mov_b32_e32 v0, s2
; GFX8-NEXT: v_mov_b32_e32 v1, s3
-; GFX8-NEXT: v_mad_u64_u32 v[0:1], s[2:3], v2, 5, v[0:1]
+; GFX8-NEXT: v_mad_u64_u32 v[0:1], s[2:3], v3, 5, v[0:1]
; GFX8-NEXT: s_mov_b32 s3, 0xf000
; GFX8-NEXT: s_mov_b32 s2, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
@@ -1127,18 +1122,18 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX9: ; %bb.0: ; %entry
; GFX9-NEXT: s_mov_b64 s[4:5], exec
; GFX9-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX9-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB4_2
; GFX9-NEXT: ; %bb.1:
; GFX9-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
; GFX9-NEXT: s_mul_i32 s4, s4, 5
-; GFX9-NEXT: v_mov_b32_e32 v0, s4
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX9-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB4_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
@@ -1148,7 +1143,7 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: v_mov_b32_e32 v0, s2
; GFX9-NEXT: v_mov_b32_e32 v1, s3
-; GFX9-NEXT: v_mad_u64_u32 v[0:1], s[2:3], v2, 5, v[0:1]
+; GFX9-NEXT: v_mad_u64_u32 v[0:1], s[2:3], v3, 5, v[0:1]
; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
@@ -1159,20 +1154,20 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1064-LABEL: add_i64_constant:
; GFX1064: ; %bb.0: ; %entry
; GFX1064-NEXT: s_mov_b64 s[4:5], exec
+; GFX1064-NEXT: v_mov_b32_e32 v2, 0
; GFX1064-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
-; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
+; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
; GFX1064-NEXT: ; implicit-def: $vgpr0_vgpr1
-; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX1064-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB4_2
; GFX1064-NEXT: ; %bb.1:
; GFX1064-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
-; GFX1064-NEXT: v_mov_b32_e32 v1, 0
; GFX1064-NEXT: s_mul_i32 s4, s4, 5
-; GFX1064-NEXT: v_mov_b32_e32 v0, s4
+; GFX1064-NEXT: v_mov_b32_e32 v1, s4
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1064-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB4_2:
@@ -1181,7 +1176,7 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1064-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX1064-NEXT: v_readfirstlane_b32 s2, v0
; GFX1064-NEXT: v_readfirstlane_b32 s3, v1
-; GFX1064-NEXT: v_mad_u64_u32 v[0:1], s[2:3], v2, 5, s[2:3]
+; GFX1064-NEXT: v_mad_u64_u32 v[0:1], s[2:3], v3, 5, s[2:3]
; GFX1064-NEXT: s_mov_b32 s3, 0x31016000
; GFX1064-NEXT: s_mov_b32 s2, -1
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
@@ -1191,19 +1186,19 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1032-LABEL: add_i64_constant:
; GFX1032: ; %bb.0: ; %entry
; GFX1032-NEXT: s_mov_b32 s3, exec_lo
+; GFX1032-NEXT: v_mov_b32_e32 v2, 0
+; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v3, s3, 0
; GFX1032-NEXT: ; implicit-def: $vgpr0_vgpr1
-; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v2, s3, 0
-; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v2
+; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v3
; GFX1032-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB4_2
; GFX1032-NEXT: ; %bb.1:
; GFX1032-NEXT: s_bcnt1_i32_b32 s3, s3
-; GFX1032-NEXT: v_mov_b32_e32 v1, 0
; GFX1032-NEXT: s_mul_i32 s3, s3, 5
-; GFX1032-NEXT: v_mov_b32_e32 v0, s3
+; GFX1032-NEXT: v_mov_b32_e32 v1, s3
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1032-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB4_2:
@@ -1212,7 +1207,7 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1032-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX1032-NEXT: v_readfirstlane_b32 s2, v0
; GFX1032-NEXT: v_readfirstlane_b32 s3, v1
-; GFX1032-NEXT: v_mad_u64_u32 v[0:1], s2, v2, 5, s[2:3]
+; GFX1032-NEXT: v_mad_u64_u32 v[0:1], s2, v3, 5, s[2:3]
; GFX1032-NEXT: s_mov_b32 s3, 0x31016000
; GFX1032-NEXT: s_mov_b32 s2, -1
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
@@ -1222,22 +1217,22 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1164-LABEL: add_i64_constant:
; GFX1164: ; %bb.0: ; %entry
; GFX1164-NEXT: s_mov_b64 s[4:5], exec
-; GFX1164-NEXT: s_mov_b64 s[2:3], exec
+; GFX1164-NEXT: v_mov_b32_e32 v2, 0
; GFX1164-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
+; GFX1164-NEXT: s_mov_b64 s[2:3], exec
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
-; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
+; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
; GFX1164-NEXT: ; implicit-def: $vgpr0_vgpr1
-; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v2
+; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v3
; GFX1164-NEXT: s_cbranch_execz .LBB4_2
; GFX1164-NEXT: ; %bb.1:
; GFX1164-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
-; GFX1164-NEXT: v_mov_b32_e32 v1, 0
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)
; GFX1164-NEXT: s_mul_i32 s4, s4, 5
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
-; GFX1164-NEXT: v_mov_b32_e32 v0, s4
+; GFX1164-NEXT: v_mov_b32_e32 v1, s4
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1164-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB4_2:
@@ -1246,7 +1241,7 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1164-NEXT: v_readfirstlane_b32 s2, v0
; GFX1164-NEXT: v_readfirstlane_b32 s3, v1
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_1)
-; GFX1164-NEXT: v_mad_u64_u32 v[0:1], null, v2, 5, s[2:3]
+; GFX1164-NEXT: v_mad_u64_u32 v[0:1], null, v3, 5, s[2:3]
; GFX1164-NEXT: s_mov_b32 s3, 0x31016000
; GFX1164-NEXT: s_mov_b32 s2, -1
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
@@ -1257,21 +1252,21 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1132-LABEL: add_i64_constant:
; GFX1132: ; %bb.0: ; %entry
; GFX1132-NEXT: s_mov_b32 s3, exec_lo
+; GFX1132-NEXT: v_mov_b32_e32 v2, 0
+; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v3, s3, 0
; GFX1132-NEXT: s_mov_b32 s2, exec_lo
-; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v2, s3, 0
; GFX1132-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1)
-; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v2
+; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v3
; GFX1132-NEXT: s_cbranch_execz .LBB4_2
; GFX1132-NEXT: ; %bb.1:
; GFX1132-NEXT: s_bcnt1_i32_b32 s3, s3
-; GFX1132-NEXT: v_mov_b32_e32 v1, 0
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)
; GFX1132-NEXT: s_mul_i32 s3, s3, 5
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
-; GFX1132-NEXT: v_mov_b32_e32 v0, s3
+; GFX1132-NEXT: v_mov_b32_e32 v1, s3
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_add_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1132-NEXT: ds_add_rtn_u64 v[0:1], v2, v[1:2]
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB4_2:
@@ -1280,7 +1275,7 @@ define amdgpu_kernel void @add_i64_constant(i64 addrspace(1)* %out) {
; GFX1132-NEXT: v_readfirstlane_b32 s2, v0
; GFX1132-NEXT: v_readfirstlane_b32 s3, v1
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1)
-; GFX1132-NEXT: v_mad_u64_u32 v[0:1], null, v2, 5, s[2:3]
+; GFX1132-NEXT: v_mad_u64_u32 v[0:1], null, v3, 5, s[2:3]
; GFX1132-NEXT: s_mov_b32 s3, 0x31016000
; GFX1132-NEXT: s_mov_b32 s2, -1
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
@@ -1302,13 +1297,13 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX7LESS-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x9
; GFX7LESS-NEXT: v_mbcnt_lo_u32_b32_e64 v0, s6, 0
; GFX7LESS-NEXT: v_mbcnt_hi_u32_b32_e32 v2, s7, v0
+; GFX7LESS-NEXT: v_mov_b32_e32 v3, 0
; GFX7LESS-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX7LESS-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX7LESS-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX7LESS-NEXT: s_cbranch_execz .LBB5_2
; GFX7LESS-NEXT: ; %bb.1:
; GFX7LESS-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
-; GFX7LESS-NEXT: v_mov_b32_e32 v3, 0
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
; GFX7LESS-NEXT: s_mul_i32 s7, s3, s6
; GFX7LESS-NEXT: v_mov_b32_e32 v0, s6
@@ -1345,6 +1340,7 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX8-NEXT: s_mov_b64 s[6:7], exec
; GFX8-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
; GFX8-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX8-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX8-NEXT: s_and_saveexec_b64 s[4:5], vcc
@@ -1355,9 +1351,8 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_mad_u64_u32 v[0:1], s[6:7], s2, v0, 0
; GFX8-NEXT: s_mul_i32 s6, s3, s8
-; GFX8-NEXT: v_mov_b32_e32 v3, 0
-; GFX8-NEXT: v_add_u32_e32 v1, vcc, s6, v1
; GFX8-NEXT: s_mov_b32 m0, -1
+; GFX8-NEXT: v_add_u32_e32 v1, vcc, s6, v1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: ds_add_rtn_u64 v[0:1], v3, v[0:1]
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
@@ -1384,6 +1379,7 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX9-NEXT: s_mov_b64 s[6:7], exec
; GFX9-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
; GFX9-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX9-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX9-NEXT: s_and_saveexec_b64 s[4:5], vcc
@@ -1397,7 +1393,6 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX9-NEXT: s_mul_i32 s6, s2, s6
; GFX9-NEXT: v_mov_b32_e32 v0, s6
; GFX9-NEXT: v_mov_b32_e32 v1, s8
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: ds_add_rtn_u64 v[0:1], v3, v[0:1]
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
@@ -1421,6 +1416,7 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX1064: ; %bb.0: ; %entry
; GFX1064-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; GFX1064-NEXT: s_mov_b64 s[6:7], exec
+; GFX1064-NEXT: v_mov_b32_e32 v3, 0
; GFX1064-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
; GFX1064-NEXT: ; implicit-def: $vgpr0_vgpr1
@@ -1429,7 +1425,6 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX1064-NEXT: s_cbranch_execz .LBB5_2
; GFX1064-NEXT: ; %bb.1:
; GFX1064-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
-; GFX1064-NEXT: v_mov_b32_e32 v3, 0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: s_mul_i32 s7, s3, s6
; GFX1064-NEXT: s_mul_hi_u32 s8, s2, s6
@@ -1459,14 +1454,14 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX1032: ; %bb.0: ; %entry
; GFX1032-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; GFX1032-NEXT: s_mov_b32 s5, exec_lo
-; GFX1032-NEXT: ; implicit-def: $vgpr0_vgpr1
+; GFX1032-NEXT: v_mov_b32_e32 v3, 0
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v2, s5, 0
+; GFX1032-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v2
; GFX1032-NEXT: s_and_saveexec_b32 s4, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB5_2
; GFX1032-NEXT: ; %bb.1:
; GFX1032-NEXT: s_bcnt1_i32_b32 s5, s5
-; GFX1032-NEXT: v_mov_b32_e32 v3, 0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: s_mul_i32 s6, s3, s5
; GFX1032-NEXT: s_mul_hi_u32 s7, s2, s5
@@ -1496,8 +1491,9 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX1164: ; %bb.0: ; %entry
; GFX1164-NEXT: s_load_b128 s[0:3], s[0:1], 0x24
; GFX1164-NEXT: s_mov_b64 s[6:7], exec
-; GFX1164-NEXT: s_mov_b64 s[4:5], exec
+; GFX1164-NEXT: v_mov_b32_e32 v3, 0
; GFX1164-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
+; GFX1164-NEXT: s_mov_b64 s[4:5], exec
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
; GFX1164-NEXT: ; implicit-def: $vgpr0_vgpr1
@@ -1505,7 +1501,6 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX1164-NEXT: s_cbranch_execz .LBB5_2
; GFX1164-NEXT: ; %bb.1:
; GFX1164-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
-; GFX1164-NEXT: v_mov_b32_e32 v3, 0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: s_mul_i32 s7, s3, s6
; GFX1164-NEXT: s_mul_hi_u32 s8, s2, s6
@@ -1538,15 +1533,15 @@ define amdgpu_kernel void @add_i64_uniform(i64 addrspace(1)* %out, i64 %additive
; GFX1132: ; %bb.0: ; %entry
; GFX1132-NEXT: s_load_b128 s[0:3], s[0:1], 0x24
; GFX1132-NEXT: s_mov_b32 s5, exec_lo
-; GFX1132-NEXT: s_mov_b32 s4, exec_lo
+; GFX1132-NEXT: v_mov_b32_e32 v3, 0
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v2, s5, 0
+; GFX1132-NEXT: s_mov_b32 s4, exec_lo
; GFX1132-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1)
; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v2
; GFX1132-NEXT: s_cbranch_execz .LBB5_2
; GFX1132-NEXT: ; %bb.1:
; GFX1132-NEXT: s_bcnt1_i32_b32 s5, s5
-; GFX1132-NEXT: v_mov_b32_e32 v3, 0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: s_mul_i32 s6, s3, s5
; GFX1132-NEXT: s_mul_hi_u32 s7, s2, s5
@@ -2145,48 +2140,46 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
;
; GFX8-LABEL: sub_i32_varying:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB9_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v3, s4
+; GFX8-NEXT: v_mov_b32_e32 v0, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_sub_rtn_u32 v0, v0, v3
+; GFX8-NEXT: ds_sub_rtn_u32 v0, v3, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB9_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s4, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: s_mov_b32 s3, 0xf000
; GFX8-NEXT: s_mov_b32 s2, -1
; GFX8-NEXT: v_sub_u32_e32 v0, vcc, s4, v0
@@ -2195,47 +2188,45 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
;
; GFX9-LABEL: sub_i32_varying:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB9_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v3, s4
+; GFX9-NEXT: v_mov_b32_e32 v0, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_sub_rtn_u32 v0, v0, v3
+; GFX9-NEXT: ds_sub_rtn_u32 v0, v3, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB9_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s4, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: v_sub_u32_e32 v0, s4, v0
@@ -2272,6 +2263,7 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: v_writelane_b32 v3, s5, 32
; GFX1064-NEXT: s_mov_b64 exec, s[2:3]
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v4, 0
; GFX1064-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1064-NEXT: v_writelane_b32 v3, s6, 48
; GFX1064-NEXT: s_mov_b64 exec, s[4:5]
@@ -2281,12 +2273,11 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB9_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
-; GFX1064-NEXT: v_mov_b32_e32 v4, s7
+; GFX1064-NEXT: v_mov_b32_e32 v0, s7
; GFX1064-NEXT: s_mov_b32 s3, s7
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_sub_rtn_u32 v0, v0, v4
+; GFX1064-NEXT: ds_sub_rtn_u32 v0, v4, v0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB9_2:
@@ -2321,6 +2312,7 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v4, 0
; GFX1032-NEXT: s_or_saveexec_b32 s2, -1
; GFX1032-NEXT: v_writelane_b32 v3, s3, 16
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
@@ -2330,11 +2322,10 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB9_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v0, 0
-; GFX1032-NEXT: v_mov_b32_e32 v4, s4
+; GFX1032-NEXT: v_mov_b32_e32 v0, s4
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_sub_rtn_u32 v0, v0, v4
+; GFX1032-NEXT: ds_sub_rtn_u32 v0, v4, v0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB9_2:
@@ -2385,8 +2376,9 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: v_readlane_b32 s6, v1, 47
; GFX1164-NEXT: v_writelane_b32 v3, s5, 32
; GFX1164-NEXT: s_mov_b64 exec, s[2:3]
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v4, 0
; GFX1164-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1164-NEXT: v_writelane_b32 v3, s6, 48
; GFX1164-NEXT: s_mov_b64 exec, s[4:5]
@@ -2396,12 +2388,11 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1164-NEXT: s_cbranch_execz .LBB9_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v0, 0
-; GFX1164-NEXT: v_mov_b32_e32 v4, s7
+; GFX1164-NEXT: v_mov_b32_e32 v0, s7
; GFX1164-NEXT: s_mov_b32 s3, s7
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_sub_rtn_u32 v0, v0, v4
+; GFX1164-NEXT: ds_sub_rtn_u32 v0, v4, v0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB9_2:
@@ -2440,8 +2431,9 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: v_readlane_b32 s4, v1, 31
; GFX1132-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1132-NEXT: v_mov_b32_e32 v4, 0
; GFX1132-NEXT: s_or_saveexec_b32 s2, -1
; GFX1132-NEXT: v_writelane_b32 v3, s3, 16
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
@@ -2451,11 +2443,10 @@ define amdgpu_kernel void @sub_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1132-NEXT: s_cbranch_execz .LBB9_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v0, 0
-; GFX1132-NEXT: v_mov_b32_e32 v4, s4
+; GFX1132-NEXT: v_mov_b32_e32 v0, s4
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_sub_rtn_u32 v0, v0, v4
+; GFX1132-NEXT: ds_sub_rtn_u32 v0, v4, v0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB9_2:
@@ -2489,8 +2480,9 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
;
; GFX8-LABEL: sub_i32_varying_nouse:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v2, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v2, exec_hi, v2
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: v_mov_b32_e32 v1, 0
@@ -2510,23 +2502,23 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
; GFX8-NEXT: v_readlane_b32 s2, v1, 63
; GFX8-NEXT: s_mov_b64 exec, s[0:1]
; GFX8-NEXT: s_mov_b32 s0, s2
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB10_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v2, s0
+; GFX8-NEXT: v_mov_b32_e32 v0, s0
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_sub_u32 v0, v2
+; GFX8-NEXT: ds_sub_u32 v2, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB10_2:
; GFX8-NEXT: s_endpgm
;
; GFX9-LABEL: sub_i32_varying_nouse:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v2, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v2, exec_hi, v2
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: v_mov_b32_e32 v1, 0
@@ -2546,14 +2538,13 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
; GFX9-NEXT: v_readlane_b32 s2, v1, 63
; GFX9-NEXT: s_mov_b64 exec, s[0:1]
; GFX9-NEXT: s_mov_b32 s0, s2
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB10_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v2, s0
+; GFX9-NEXT: v_mov_b32_e32 v0, s0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_sub_u32 v0, v2
+; GFX9-NEXT: ds_sub_u32 v2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB10_2:
; GFX9-NEXT: s_endpgm
@@ -2578,13 +2569,13 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
; GFX1064-NEXT: v_readlane_b32 s2, v1, 0
; GFX1064-NEXT: v_readlane_b32 s3, v1, 32
; GFX1064-NEXT: s_mov_b64 exec, s[0:1]
-; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v0, 0
; GFX1064-NEXT: s_add_i32 s0, s2, s3
-; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
+; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX1064-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB10_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
; GFX1064-NEXT: v_mov_b32_e32 v3, s0
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
@@ -2609,16 +2600,16 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
; GFX1032-NEXT: v_permlanex16_b32 v2, v2, -1, -1
; GFX1032-NEXT: v_add_nc_u32_e32 v1, v1, v2
; GFX1032-NEXT: s_mov_b32 exec_lo, s0
-; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX1032-NEXT: v_mov_b32_e32 v0, v1
-; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v3
+; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v0, 0
+; GFX1032-NEXT: v_mov_b32_e32 v3, v1
+; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
; GFX1032-NEXT: s_and_saveexec_b32 s0, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB10_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v3, 0
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_sub_u32 v3, v0
+; GFX1032-NEXT: ds_sub_u32 v0, v3
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB10_2:
@@ -2650,17 +2641,17 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
; GFX1164-NEXT: v_add_nc_u32_e32 v1, v1, v2
; GFX1164-NEXT: s_mov_b64 exec, s[0:1]
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_2) | instid1(SALU_CYCLE_1)
-; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v0
-; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX1164-NEXT: v_mov_b32_e32 v0, v1
+; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v0, 0
+; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3)
+; GFX1164-NEXT: v_mov_b32_e32 v3, v1
; GFX1164-NEXT: s_mov_b64 s[0:1], exec
-; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v3
+; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v4
; GFX1164-NEXT: s_cbranch_execz .LBB10_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v3, 0
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_sub_u32 v3, v0
+; GFX1164-NEXT: ds_sub_u32 v0, v3
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB10_2:
@@ -2685,17 +2676,16 @@ define amdgpu_kernel void @sub_i32_varying_nouse() {
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)
; GFX1132-NEXT: v_add_nc_u32_e32 v1, v1, v2
; GFX1132-NEXT: s_mov_b32 exec_lo, s0
-; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
+; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX1132-NEXT: v_mov_b32_e32 v0, v1
+; GFX1132-NEXT: v_dual_mov_b32 v0, 0 :: v_dual_mov_b32 v3, v1
; GFX1132-NEXT: s_mov_b32 s0, exec_lo
-; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v3
+; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v4
; GFX1132-NEXT: s_cbranch_execz .LBB10_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v3, 0
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_sub_u32 v3, v0
+; GFX1132-NEXT: ds_sub_u32 v0, v3
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB10_2:
@@ -2713,19 +2703,19 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX7LESS: ; %bb.0: ; %entry
; GFX7LESS-NEXT: s_mov_b64 s[4:5], exec
; GFX7LESS-NEXT: v_mbcnt_lo_u32_b32_e64 v0, s4, 0
-; GFX7LESS-NEXT: v_mbcnt_hi_u32_b32_e32 v2, s5, v0
-; GFX7LESS-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX7LESS-NEXT: v_mbcnt_hi_u32_b32_e32 v3, s5, v0
+; GFX7LESS-NEXT: v_mov_b32_e32 v2, 0
+; GFX7LESS-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX7LESS-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX7LESS-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX7LESS-NEXT: s_cbranch_execz .LBB11_2
; GFX7LESS-NEXT: ; %bb.1:
; GFX7LESS-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
; GFX7LESS-NEXT: s_mul_i32 s4, s4, 5
-; GFX7LESS-NEXT: v_mov_b32_e32 v1, 0
-; GFX7LESS-NEXT: v_mov_b32_e32 v0, s4
+; GFX7LESS-NEXT: v_mov_b32_e32 v1, s4
; GFX7LESS-NEXT: s_mov_b32 m0, -1
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
-; GFX7LESS-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX7LESS-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
; GFX7LESS-NEXT: .LBB11_2:
; GFX7LESS-NEXT: s_or_b64 exec, exec, s[2:3]
@@ -2735,8 +2725,8 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
; GFX7LESS-NEXT: v_readfirstlane_b32 s4, v0
; GFX7LESS-NEXT: v_readfirstlane_b32 s5, v1
-; GFX7LESS-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
-; GFX7LESS-NEXT: v_mul_u32_u24_e32 v0, 5, v2
+; GFX7LESS-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
+; GFX7LESS-NEXT: v_mul_u32_u24_e32 v0, 5, v3
; GFX7LESS-NEXT: v_mov_b32_e32 v2, s5
; GFX7LESS-NEXT: v_sub_i32_e32 v0, vcc, s4, v0
; GFX7LESS-NEXT: v_subb_u32_e32 v1, vcc, v2, v1, vcc
@@ -2747,19 +2737,19 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX8: ; %bb.0: ; %entry
; GFX8-NEXT: s_mov_b64 s[4:5], exec
; GFX8-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX8-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB11_2
; GFX8-NEXT: ; %bb.1:
; GFX8-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
; GFX8-NEXT: s_mul_i32 s4, s4, 5
-; GFX8-NEXT: v_mov_b32_e32 v0, s4
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX8-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB11_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
@@ -2767,8 +2757,8 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s4, v0
; GFX8-NEXT: v_readfirstlane_b32 s5, v1
-; GFX8-NEXT: v_mul_u32_u24_e32 v0, 5, v2
-; GFX8-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
+; GFX8-NEXT: v_mul_u32_u24_e32 v0, 5, v3
+; GFX8-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
; GFX8-NEXT: v_mov_b32_e32 v2, s5
; GFX8-NEXT: v_sub_u32_e32 v0, vcc, s4, v0
; GFX8-NEXT: s_mov_b32 s3, 0xf000
@@ -2781,18 +2771,18 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX9: ; %bb.0: ; %entry
; GFX9-NEXT: s_mov_b64 s[4:5], exec
; GFX9-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX9-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB11_2
; GFX9-NEXT: ; %bb.1:
; GFX9-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
; GFX9-NEXT: s_mul_i32 s4, s4, 5
-; GFX9-NEXT: v_mov_b32_e32 v0, s4
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX9-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB11_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
@@ -2800,8 +2790,8 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s4, v0
; GFX9-NEXT: v_readfirstlane_b32 s5, v1
-; GFX9-NEXT: v_mul_u32_u24_e32 v0, 5, v2
-; GFX9-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
+; GFX9-NEXT: v_mul_u32_u24_e32 v0, 5, v3
+; GFX9-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
; GFX9-NEXT: v_mov_b32_e32 v2, s5
; GFX9-NEXT: v_sub_co_u32_e32 v0, vcc, s4, v0
; GFX9-NEXT: s_mov_b32 s3, 0xf000
@@ -2813,20 +2803,20 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX1064-LABEL: sub_i64_constant:
; GFX1064: ; %bb.0: ; %entry
; GFX1064-NEXT: s_mov_b64 s[4:5], exec
+; GFX1064-NEXT: v_mov_b32_e32 v2, 0
; GFX1064-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
-; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
+; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
; GFX1064-NEXT: ; implicit-def: $vgpr0_vgpr1
-; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
+; GFX1064-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
; GFX1064-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB11_2
; GFX1064-NEXT: ; %bb.1:
; GFX1064-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
-; GFX1064-NEXT: v_mov_b32_e32 v1, 0
; GFX1064-NEXT: s_mul_i32 s4, s4, 5
-; GFX1064-NEXT: v_mov_b32_e32 v0, s4
+; GFX1064-NEXT: v_mov_b32_e32 v1, s4
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1064-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB11_2:
@@ -2834,9 +2824,9 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX1064-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX1064-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX1064-NEXT: v_readfirstlane_b32 s2, v0
-; GFX1064-NEXT: v_mul_u32_u24_e32 v0, 5, v2
+; GFX1064-NEXT: v_mul_u32_u24_e32 v0, 5, v3
; GFX1064-NEXT: v_readfirstlane_b32 s3, v1
-; GFX1064-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
+; GFX1064-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
; GFX1064-NEXT: v_sub_co_u32 v0, vcc, s2, v0
; GFX1064-NEXT: v_sub_co_ci_u32_e32 v1, vcc, s3, v1, vcc
; GFX1064-NEXT: s_mov_b32 s3, 0x31016000
@@ -2848,19 +2838,19 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX1032-LABEL: sub_i64_constant:
; GFX1032: ; %bb.0: ; %entry
; GFX1032-NEXT: s_mov_b32 s3, exec_lo
+; GFX1032-NEXT: v_mov_b32_e32 v2, 0
+; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v3, s3, 0
; GFX1032-NEXT: ; implicit-def: $vgpr0_vgpr1
-; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v2, s3, 0
-; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v2
+; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v3
; GFX1032-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB11_2
; GFX1032-NEXT: ; %bb.1:
; GFX1032-NEXT: s_bcnt1_i32_b32 s3, s3
-; GFX1032-NEXT: v_mov_b32_e32 v1, 0
; GFX1032-NEXT: s_mul_i32 s3, s3, 5
-; GFX1032-NEXT: v_mov_b32_e32 v0, s3
+; GFX1032-NEXT: v_mov_b32_e32 v1, s3
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1032-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB11_2:
@@ -2868,9 +2858,9 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX1032-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX1032-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX1032-NEXT: v_readfirstlane_b32 s2, v0
-; GFX1032-NEXT: v_mul_u32_u24_e32 v0, 5, v2
+; GFX1032-NEXT: v_mul_u32_u24_e32 v0, 5, v3
; GFX1032-NEXT: v_readfirstlane_b32 s3, v1
-; GFX1032-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
+; GFX1032-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
; GFX1032-NEXT: v_sub_co_u32 v0, vcc_lo, s2, v0
; GFX1032-NEXT: v_sub_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo
; GFX1032-NEXT: s_mov_b32 s3, 0x31016000
@@ -2882,31 +2872,31 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX1164-LABEL: sub_i64_constant:
; GFX1164: ; %bb.0: ; %entry
; GFX1164-NEXT: s_mov_b64 s[4:5], exec
-; GFX1164-NEXT: s_mov_b64 s[2:3], exec
+; GFX1164-NEXT: v_mov_b32_e32 v2, 0
; GFX1164-NEXT: v_mbcnt_lo_u32_b32 v0, s4, 0
+; GFX1164-NEXT: s_mov_b64 s[2:3], exec
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
-; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v2, s5, v0
+; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v3, s5, v0
; GFX1164-NEXT: ; implicit-def: $vgpr0_vgpr1
-; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v2
+; GFX1164-NEXT: v_cmpx_eq_u32_e32 0, v3
; GFX1164-NEXT: s_cbranch_execz .LBB11_2
; GFX1164-NEXT: ; %bb.1:
; GFX1164-NEXT: s_bcnt1_i32_b64 s4, s[4:5]
-; GFX1164-NEXT: v_mov_b32_e32 v1, 0
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)
; GFX1164-NEXT: s_mul_i32 s4, s4, 5
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
-; GFX1164-NEXT: v_mov_b32_e32 v0, s4
+; GFX1164-NEXT: v_mov_b32_e32 v1, s4
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1164-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB11_2:
; GFX1164-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX1164-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX1164-NEXT: v_readfirstlane_b32 s2, v0
-; GFX1164-NEXT: v_mul_u32_u24_e32 v0, 5, v2
+; GFX1164-NEXT: v_mul_u32_u24_e32 v0, 5, v3
; GFX1164-NEXT: v_readfirstlane_b32 s3, v1
-; GFX1164-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
+; GFX1164-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)
; GFX1164-NEXT: v_sub_co_u32 v0, vcc, s2, v0
; GFX1164-NEXT: v_sub_co_ci_u32_e32 v1, vcc, s3, v1, vcc
@@ -2920,30 +2910,30 @@ define amdgpu_kernel void @sub_i64_constant(i64 addrspace(1)* %out) {
; GFX1132-LABEL: sub_i64_constant:
; GFX1132: ; %bb.0: ; %entry
; GFX1132-NEXT: s_mov_b32 s3, exec_lo
+; GFX1132-NEXT: v_mov_b32_e32 v2, 0
+; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v3, s3, 0
; GFX1132-NEXT: s_mov_b32 s2, exec_lo
-; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v2, s3, 0
; GFX1132-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1)
-; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v2
+; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v3
; GFX1132-NEXT: s_cbranch_execz .LBB11_2
; GFX1132-NEXT: ; %bb.1:
; GFX1132-NEXT: s_bcnt1_i32_b32 s3, s3
-; GFX1132-NEXT: v_mov_b32_e32 v1, 0
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)
; GFX1132-NEXT: s_mul_i32 s3, s3, 5
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
-; GFX1132-NEXT: v_mov_b32_e32 v0, s3
+; GFX1132-NEXT: v_mov_b32_e32 v1, s3
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_sub_rtn_u64 v[0:1], v1, v[0:1]
+; GFX1132-NEXT: ds_sub_rtn_u64 v[0:1], v2, v[1:2]
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB11_2:
; GFX1132-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX1132-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX1132-NEXT: v_readfirstlane_b32 s2, v0
-; GFX1132-NEXT: v_mul_u32_u24_e32 v0, 5, v2
+; GFX1132-NEXT: v_mul_u32_u24_e32 v0, 5, v3
; GFX1132-NEXT: v_readfirstlane_b32 s3, v1
-; GFX1132-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v2
+; GFX1132-NEXT: v_mul_hi_u32_u24_e32 v1, 5, v3
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)
; GFX1132-NEXT: v_sub_co_u32 v0, vcc_lo, s2, v0
; GFX1132-NEXT: v_sub_co_ci_u32_e32 v1, vcc_lo, s3, v1, vcc_lo
@@ -2968,13 +2958,13 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX7LESS-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x9
; GFX7LESS-NEXT: v_mbcnt_lo_u32_b32_e64 v0, s6, 0
; GFX7LESS-NEXT: v_mbcnt_hi_u32_b32_e32 v2, s7, v0
+; GFX7LESS-NEXT: v_mov_b32_e32 v3, 0
; GFX7LESS-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX7LESS-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX7LESS-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX7LESS-NEXT: s_cbranch_execz .LBB12_2
; GFX7LESS-NEXT: ; %bb.1:
; GFX7LESS-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
-; GFX7LESS-NEXT: v_mov_b32_e32 v3, 0
; GFX7LESS-NEXT: s_waitcnt lgkmcnt(0)
; GFX7LESS-NEXT: s_mul_i32 s7, s3, s6
; GFX7LESS-NEXT: v_mov_b32_e32 v0, s6
@@ -3011,6 +3001,7 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX8-NEXT: s_mov_b64 s[6:7], exec
; GFX8-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
; GFX8-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX8-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX8-NEXT: s_and_saveexec_b64 s[4:5], vcc
@@ -3021,9 +3012,8 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_mad_u64_u32 v[0:1], s[6:7], s2, v0, 0
; GFX8-NEXT: s_mul_i32 s6, s3, s8
-; GFX8-NEXT: v_mov_b32_e32 v3, 0
-; GFX8-NEXT: v_add_u32_e32 v1, vcc, s6, v1
; GFX8-NEXT: s_mov_b32 m0, -1
+; GFX8-NEXT: v_add_u32_e32 v1, vcc, s6, v1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: ds_sub_rtn_u64 v[0:1], v3, v[0:1]
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
@@ -3051,6 +3041,7 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX9-NEXT: s_mov_b64 s[6:7], exec
; GFX9-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
; GFX9-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v2
; GFX9-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX9-NEXT: s_and_saveexec_b64 s[4:5], vcc
@@ -3064,7 +3055,6 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX9-NEXT: s_mul_i32 s6, s2, s6
; GFX9-NEXT: v_mov_b32_e32 v0, s6
; GFX9-NEXT: v_mov_b32_e32 v1, s8
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: ds_sub_rtn_u64 v[0:1], v3, v[0:1]
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
@@ -3090,6 +3080,7 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX1064: ; %bb.0: ; %entry
; GFX1064-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; GFX1064-NEXT: s_mov_b64 s[6:7], exec
+; GFX1064-NEXT: v_mov_b32_e32 v3, 0
; GFX1064-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
; GFX1064-NEXT: ; implicit-def: $vgpr0_vgpr1
@@ -3098,7 +3089,6 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX1064-NEXT: s_cbranch_execz .LBB12_2
; GFX1064-NEXT: ; %bb.1:
; GFX1064-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
-; GFX1064-NEXT: v_mov_b32_e32 v3, 0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: s_mul_i32 s7, s3, s6
; GFX1064-NEXT: s_mul_hi_u32 s8, s2, s6
@@ -3131,14 +3121,14 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX1032: ; %bb.0: ; %entry
; GFX1032-NEXT: s_load_dwordx4 s[0:3], s[0:1], 0x24
; GFX1032-NEXT: s_mov_b32 s5, exec_lo
-; GFX1032-NEXT: ; implicit-def: $vgpr0_vgpr1
+; GFX1032-NEXT: v_mov_b32_e32 v3, 0
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v2, s5, 0
+; GFX1032-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX1032-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v2
; GFX1032-NEXT: s_and_saveexec_b32 s4, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB12_2
; GFX1032-NEXT: ; %bb.1:
; GFX1032-NEXT: s_bcnt1_i32_b32 s5, s5
-; GFX1032-NEXT: v_mov_b32_e32 v3, 0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: s_mul_i32 s6, s3, s5
; GFX1032-NEXT: s_mul_hi_u32 s7, s2, s5
@@ -3171,8 +3161,9 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX1164: ; %bb.0: ; %entry
; GFX1164-NEXT: s_load_b128 s[0:3], s[0:1], 0x24
; GFX1164-NEXT: s_mov_b64 s[6:7], exec
-; GFX1164-NEXT: s_mov_b64 s[4:5], exec
+; GFX1164-NEXT: v_mov_b32_e32 v3, 0
; GFX1164-NEXT: v_mbcnt_lo_u32_b32 v0, s6, 0
+; GFX1164-NEXT: s_mov_b64 s[4:5], exec
; GFX1164-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v2, s7, v0
; GFX1164-NEXT: ; implicit-def: $vgpr0_vgpr1
@@ -3180,7 +3171,6 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX1164-NEXT: s_cbranch_execz .LBB12_2
; GFX1164-NEXT: ; %bb.1:
; GFX1164-NEXT: s_bcnt1_i32_b64 s6, s[6:7]
-; GFX1164-NEXT: v_mov_b32_e32 v3, 0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: s_mul_i32 s7, s3, s6
; GFX1164-NEXT: s_mul_hi_u32 s8, s2, s6
@@ -3215,15 +3205,15 @@ define amdgpu_kernel void @sub_i64_uniform(i64 addrspace(1)* %out, i64 %subitive
; GFX1132: ; %bb.0: ; %entry
; GFX1132-NEXT: s_load_b128 s[0:3], s[0:1], 0x24
; GFX1132-NEXT: s_mov_b32 s5, exec_lo
-; GFX1132-NEXT: s_mov_b32 s4, exec_lo
+; GFX1132-NEXT: v_mov_b32_e32 v3, 0
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v2, s5, 0
+; GFX1132-NEXT: s_mov_b32 s4, exec_lo
; GFX1132-NEXT: ; implicit-def: $vgpr0_vgpr1
; GFX1132-NEXT: s_delay_alu instid0(VALU_DEP_1)
; GFX1132-NEXT: v_cmpx_eq_u32_e32 0, v2
; GFX1132-NEXT: s_cbranch_execz .LBB12_2
; GFX1132-NEXT: ; %bb.1:
; GFX1132-NEXT: s_bcnt1_i32_b32 s5, s5
-; GFX1132-NEXT: v_mov_b32_e32 v3, 0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: s_mul_i32 s6, s3, s5
; GFX1132-NEXT: s_mul_hi_u32 s7, s2, s5
@@ -3704,48 +3694,46 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
;
; GFX8-LABEL: or_i32_varying:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_or_b32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_or_b32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_or_b32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_or_b32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB15_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v3, s4
+; GFX8-NEXT: v_mov_b32_e32 v0, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_or_rtn_b32 v0, v0, v3
+; GFX8-NEXT: ds_or_rtn_b32 v0, v3, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB15_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s4, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: s_mov_b32 s3, 0xf000
; GFX8-NEXT: s_mov_b32 s2, -1
; GFX8-NEXT: v_or_b32_e32 v0, s4, v0
@@ -3754,47 +3742,45 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
;
; GFX9-LABEL: or_i32_varying:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_or_b32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_or_b32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_or_b32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_or_b32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_or_b32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_or_b32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB15_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v3, s4
+; GFX9-NEXT: v_mov_b32_e32 v0, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_or_rtn_b32 v0, v0, v3
+; GFX9-NEXT: ds_or_rtn_b32 v0, v3, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB15_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s4, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: v_or_b32_e32 v0, s4, v0
@@ -3831,6 +3817,7 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: v_writelane_b32 v3, s5, 32
; GFX1064-NEXT: s_mov_b64 exec, s[2:3]
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v4, 0
; GFX1064-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1064-NEXT: v_writelane_b32 v3, s6, 48
; GFX1064-NEXT: s_mov_b64 exec, s[4:5]
@@ -3840,12 +3827,11 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB15_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
-; GFX1064-NEXT: v_mov_b32_e32 v4, s7
+; GFX1064-NEXT: v_mov_b32_e32 v0, s7
; GFX1064-NEXT: s_mov_b32 s3, s7
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_or_rtn_b32 v0, v0, v4
+; GFX1064-NEXT: ds_or_rtn_b32 v0, v4, v0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB15_2:
@@ -3880,6 +3866,7 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v4, 0
; GFX1032-NEXT: s_or_saveexec_b32 s2, -1
; GFX1032-NEXT: v_writelane_b32 v3, s3, 16
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
@@ -3889,11 +3876,10 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB15_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v0, 0
-; GFX1032-NEXT: v_mov_b32_e32 v4, s4
+; GFX1032-NEXT: v_mov_b32_e32 v0, s4
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_or_rtn_b32 v0, v0, v4
+; GFX1032-NEXT: ds_or_rtn_b32 v0, v4, v0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB15_2:
@@ -3944,8 +3930,9 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: v_readlane_b32 s6, v1, 47
; GFX1164-NEXT: v_writelane_b32 v3, s5, 32
; GFX1164-NEXT: s_mov_b64 exec, s[2:3]
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v4, 0
; GFX1164-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1164-NEXT: v_writelane_b32 v3, s6, 48
; GFX1164-NEXT: s_mov_b64 exec, s[4:5]
@@ -3955,12 +3942,11 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1164-NEXT: s_cbranch_execz .LBB15_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v0, 0
-; GFX1164-NEXT: v_mov_b32_e32 v4, s7
+; GFX1164-NEXT: v_mov_b32_e32 v0, s7
; GFX1164-NEXT: s_mov_b32 s3, s7
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_or_rtn_b32 v0, v0, v4
+; GFX1164-NEXT: ds_or_rtn_b32 v0, v4, v0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB15_2:
@@ -3999,8 +3985,9 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: v_readlane_b32 s4, v1, 31
; GFX1132-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1132-NEXT: v_mov_b32_e32 v4, 0
; GFX1132-NEXT: s_or_saveexec_b32 s2, -1
; GFX1132-NEXT: v_writelane_b32 v3, s3, 16
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
@@ -4010,11 +3997,10 @@ define amdgpu_kernel void @or_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1132-NEXT: s_cbranch_execz .LBB15_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v0, 0
-; GFX1132-NEXT: v_mov_b32_e32 v4, s4
+; GFX1132-NEXT: v_mov_b32_e32 v0, s4
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_or_rtn_b32 v0, v0, v4
+; GFX1132-NEXT: ds_or_rtn_b32 v0, v4, v0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB15_2:
@@ -4054,48 +4040,46 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
;
; GFX8-LABEL: xor_i32_varying:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_xor_b32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_xor_b32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_xor_b32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_xor_b32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB16_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v3, s4
+; GFX8-NEXT: v_mov_b32_e32 v0, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_xor_rtn_b32 v0, v0, v3
+; GFX8-NEXT: ds_xor_rtn_b32 v0, v3, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB16_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s4, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: s_mov_b32 s3, 0xf000
; GFX8-NEXT: s_mov_b32 s2, -1
; GFX8-NEXT: v_xor_b32_e32 v0, s4, v0
@@ -4104,47 +4088,45 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
;
; GFX9-LABEL: xor_i32_varying:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_xor_b32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_xor_b32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_xor_b32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_xor_b32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_xor_b32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_xor_b32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB16_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v3, s4
+; GFX9-NEXT: v_mov_b32_e32 v0, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_xor_rtn_b32 v0, v0, v3
+; GFX9-NEXT: ds_xor_rtn_b32 v0, v3, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB16_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s4, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: v_xor_b32_e32 v0, s4, v0
@@ -4181,6 +4163,7 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: v_writelane_b32 v3, s5, 32
; GFX1064-NEXT: s_mov_b64 exec, s[2:3]
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v4, 0
; GFX1064-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1064-NEXT: v_writelane_b32 v3, s6, 48
; GFX1064-NEXT: s_mov_b64 exec, s[4:5]
@@ -4190,12 +4173,11 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB16_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
-; GFX1064-NEXT: v_mov_b32_e32 v4, s7
+; GFX1064-NEXT: v_mov_b32_e32 v0, s7
; GFX1064-NEXT: s_mov_b32 s3, s7
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_xor_rtn_b32 v0, v0, v4
+; GFX1064-NEXT: ds_xor_rtn_b32 v0, v4, v0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB16_2:
@@ -4230,6 +4212,7 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v4, 0
; GFX1032-NEXT: s_or_saveexec_b32 s2, -1
; GFX1032-NEXT: v_writelane_b32 v3, s3, 16
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
@@ -4239,11 +4222,10 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB16_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v0, 0
-; GFX1032-NEXT: v_mov_b32_e32 v4, s4
+; GFX1032-NEXT: v_mov_b32_e32 v0, s4
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_xor_rtn_b32 v0, v0, v4
+; GFX1032-NEXT: ds_xor_rtn_b32 v0, v4, v0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB16_2:
@@ -4294,8 +4276,9 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: v_readlane_b32 s6, v1, 47
; GFX1164-NEXT: v_writelane_b32 v3, s5, 32
; GFX1164-NEXT: s_mov_b64 exec, s[2:3]
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v4, 0
; GFX1164-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1164-NEXT: v_writelane_b32 v3, s6, 48
; GFX1164-NEXT: s_mov_b64 exec, s[4:5]
@@ -4305,12 +4288,11 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1164-NEXT: s_cbranch_execz .LBB16_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v0, 0
-; GFX1164-NEXT: v_mov_b32_e32 v4, s7
+; GFX1164-NEXT: v_mov_b32_e32 v0, s7
; GFX1164-NEXT: s_mov_b32 s3, s7
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_xor_rtn_b32 v0, v0, v4
+; GFX1164-NEXT: ds_xor_rtn_b32 v0, v4, v0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB16_2:
@@ -4349,8 +4331,9 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: v_readlane_b32 s4, v1, 31
; GFX1132-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1132-NEXT: v_mov_b32_e32 v4, 0
; GFX1132-NEXT: s_or_saveexec_b32 s2, -1
; GFX1132-NEXT: v_writelane_b32 v3, s3, 16
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
@@ -4360,11 +4343,10 @@ define amdgpu_kernel void @xor_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1132-NEXT: s_cbranch_execz .LBB16_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v0, 0
-; GFX1132-NEXT: v_mov_b32_e32 v4, s4
+; GFX1132-NEXT: v_mov_b32_e32 v0, s4
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_xor_rtn_b32 v0, v0, v4
+; GFX1132-NEXT: ds_xor_rtn_b32 v0, v4, v0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB16_2:
@@ -5606,48 +5588,46 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
;
; GFX8-LABEL: umax_i32_varying:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_max_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_max_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_max_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_max_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB21_2
; GFX8-NEXT: ; %bb.1:
-; GFX8-NEXT: v_mov_b32_e32 v0, 0
-; GFX8-NEXT: v_mov_b32_e32 v3, s4
+; GFX8-NEXT: v_mov_b32_e32 v0, s4
; GFX8-NEXT: s_mov_b32 m0, -1
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
-; GFX8-NEXT: ds_max_rtn_u32 v0, v0, v3
+; GFX8-NEXT: ds_max_rtn_u32 v0, v3, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: .LBB21_2:
; GFX8-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s4, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: s_mov_b32 s3, 0xf000
; GFX8-NEXT: s_mov_b32 s2, -1
; GFX8-NEXT: v_max_u32_e32 v0, s4, v0
@@ -5656,47 +5636,45 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
;
; GFX9-LABEL: umax_i32_varying:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_max_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_max_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_max_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_max_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_max_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_max_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB21_2
; GFX9-NEXT: ; %bb.1:
-; GFX9-NEXT: v_mov_b32_e32 v0, 0
-; GFX9-NEXT: v_mov_b32_e32 v3, s4
+; GFX9-NEXT: v_mov_b32_e32 v0, s4
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
-; GFX9-NEXT: ds_max_rtn_u32 v0, v0, v3
+; GFX9-NEXT: ds_max_rtn_u32 v0, v3, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: .LBB21_2:
; GFX9-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s4, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: s_mov_b32 s3, 0xf000
; GFX9-NEXT: s_mov_b32 s2, -1
; GFX9-NEXT: v_max_u32_e32 v0, s4, v0
@@ -5733,6 +5711,7 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: v_writelane_b32 v3, s5, 32
; GFX1064-NEXT: s_mov_b64 exec, s[2:3]
; GFX1064-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1064-NEXT: v_mov_b32_e32 v4, 0
; GFX1064-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1064-NEXT: v_writelane_b32 v3, s6, 48
; GFX1064-NEXT: s_mov_b64 exec, s[4:5]
@@ -5742,12 +5721,11 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1064-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1064-NEXT: s_cbranch_execz .LBB21_2
; GFX1064-NEXT: ; %bb.1:
-; GFX1064-NEXT: v_mov_b32_e32 v0, 0
-; GFX1064-NEXT: v_mov_b32_e32 v4, s7
+; GFX1064-NEXT: v_mov_b32_e32 v0, s7
; GFX1064-NEXT: s_mov_b32 s3, s7
; GFX1064-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1064-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1064-NEXT: ds_max_rtn_u32 v0, v0, v4
+; GFX1064-NEXT: ds_max_rtn_u32 v0, v4, v0
; GFX1064-NEXT: s_waitcnt lgkmcnt(0)
; GFX1064-NEXT: buffer_gl0_inv
; GFX1064-NEXT: .LBB21_2:
@@ -5782,6 +5760,7 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
; GFX1032-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1032-NEXT: v_mov_b32_e32 v4, 0
; GFX1032-NEXT: s_or_saveexec_b32 s2, -1
; GFX1032-NEXT: v_writelane_b32 v3, s3, 16
; GFX1032-NEXT: s_mov_b32 exec_lo, s2
@@ -5791,11 +5770,10 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1032-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1032-NEXT: s_cbranch_execz .LBB21_2
; GFX1032-NEXT: ; %bb.1:
-; GFX1032-NEXT: v_mov_b32_e32 v0, 0
-; GFX1032-NEXT: v_mov_b32_e32 v4, s4
+; GFX1032-NEXT: v_mov_b32_e32 v0, s4
; GFX1032-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1032-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1032-NEXT: ds_max_rtn_u32 v0, v0, v4
+; GFX1032-NEXT: ds_max_rtn_u32 v0, v4, v0
; GFX1032-NEXT: s_waitcnt lgkmcnt(0)
; GFX1032-NEXT: buffer_gl0_inv
; GFX1032-NEXT: .LBB21_2:
@@ -5846,8 +5824,9 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: v_readlane_b32 s6, v1, 47
; GFX1164-NEXT: v_writelane_b32 v3, s5, 32
; GFX1164-NEXT: s_mov_b64 exec, s[2:3]
-; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1164-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1164-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX1164-NEXT: v_mov_b32_e32 v4, 0
; GFX1164-NEXT: s_or_saveexec_b64 s[4:5], -1
; GFX1164-NEXT: v_writelane_b32 v3, s6, 48
; GFX1164-NEXT: s_mov_b64 exec, s[4:5]
@@ -5857,12 +5836,11 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1164-NEXT: s_and_saveexec_b64 s[4:5], vcc
; GFX1164-NEXT: s_cbranch_execz .LBB21_2
; GFX1164-NEXT: ; %bb.1:
-; GFX1164-NEXT: v_mov_b32_e32 v0, 0
-; GFX1164-NEXT: v_mov_b32_e32 v4, s7
+; GFX1164-NEXT: v_mov_b32_e32 v0, s7
; GFX1164-NEXT: s_mov_b32 s3, s7
; GFX1164-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1164-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1164-NEXT: ds_max_rtn_u32 v0, v0, v4
+; GFX1164-NEXT: ds_max_rtn_u32 v0, v4, v0
; GFX1164-NEXT: s_waitcnt lgkmcnt(0)
; GFX1164-NEXT: buffer_gl0_inv
; GFX1164-NEXT: .LBB21_2:
@@ -5901,8 +5879,9 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: v_readlane_b32 s4, v1, 31
; GFX1132-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
-; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
+; GFX1132-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
; GFX1132-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX1132-NEXT: v_mov_b32_e32 v4, 0
; GFX1132-NEXT: s_or_saveexec_b32 s2, -1
; GFX1132-NEXT: v_writelane_b32 v3, s3, 16
; GFX1132-NEXT: s_mov_b32 exec_lo, s2
@@ -5912,11 +5891,10 @@ define amdgpu_kernel void @umax_i32_varying(i32 addrspace(1)* %out) {
; GFX1132-NEXT: s_and_saveexec_b32 s3, vcc_lo
; GFX1132-NEXT: s_cbranch_execz .LBB21_2
; GFX1132-NEXT: ; %bb.1:
-; GFX1132-NEXT: v_mov_b32_e32 v0, 0
-; GFX1132-NEXT: v_mov_b32_e32 v4, s4
+; GFX1132-NEXT: v_mov_b32_e32 v0, s4
; GFX1132-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
; GFX1132-NEXT: s_waitcnt_vscnt null, 0x0
-; GFX1132-NEXT: ds_max_rtn_u32 v0, v0, v4
+; GFX1132-NEXT: ds_max_rtn_u32 v0, v4, v0
; GFX1132-NEXT: s_waitcnt lgkmcnt(0)
; GFX1132-NEXT: buffer_gl0_inv
; GFX1132-NEXT: .LBB21_2:
diff --git a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll
index 7e4e430082c4..f83f31b48652 100644
--- a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll
+++ b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_raw_buffer.ll
@@ -497,32 +497,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX9-LABEL: add_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB2_2
@@ -536,8 +535,7 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_add_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -572,30 +570,30 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB2_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: buffer_atomic_add v0, off, s[8:11], 0 glc
+; GFX10W64-NEXT: buffer_atomic_add v4, off, s[8:11], 0 glc
; GFX10W64-NEXT: .LBB2_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: add_i32_varying_vdata:
@@ -617,31 +615,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB2_2
; GFX10W32-NEXT: ; %bb.1:
; GFX10W32-NEXT: s_mov_b32 s3, s4
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: buffer_atomic_add v0, off, s[4:7], 0 glc
+; GFX10W32-NEXT: buffer_atomic_add v4, off, s[4:7], 0 glc
; GFX10W32-NEXT: .LBB2_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: add_i32_varying_vdata:
@@ -680,31 +678,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB2_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: buffer_atomic_add_u32 v0, off, s[8:11], 0 glc
+; GFX11W64-NEXT: buffer_atomic_add_u32 v4, off, s[8:11], 0 glc
; GFX11W64-NEXT: .LBB2_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -731,33 +729,32 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB2_2
; GFX11W32-NEXT: ; %bb.1:
; GFX11W32-NEXT: s_mov_b32 s3, s4
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX11W32-NEXT: v_mov_b32_e32 v4, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: buffer_atomic_add_u32 v0, off, s[4:7], 0 glc
+; GFX11W32-NEXT: buffer_atomic_add_u32 v4, off, s[4:7], 0 glc
; GFX11W32-NEXT: .LBB2_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
@@ -1332,32 +1329,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX9-LABEL: sub_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB6_2
@@ -1371,8 +1367,7 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_sub_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -1407,30 +1402,30 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB6_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: buffer_atomic_sub v0, off, s[8:11], 0 glc
+; GFX10W64-NEXT: buffer_atomic_sub v4, off, s[8:11], 0 glc
; GFX10W64-NEXT: .LBB6_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: sub_i32_varying_vdata:
@@ -1452,31 +1447,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB6_2
; GFX10W32-NEXT: ; %bb.1:
; GFX10W32-NEXT: s_mov_b32 s3, s4
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: buffer_atomic_sub v0, off, s[4:7], 0 glc
+; GFX10W32-NEXT: buffer_atomic_sub v4, off, s[4:7], 0 glc
; GFX10W32-NEXT: .LBB6_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: sub_i32_varying_vdata:
@@ -1515,31 +1510,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB6_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: buffer_atomic_sub_u32 v0, off, s[8:11], 0 glc
+; GFX11W64-NEXT: buffer_atomic_sub_u32 v4, off, s[8:11], 0 glc
; GFX11W64-NEXT: .LBB6_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -1566,33 +1561,32 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB6_2
; GFX11W32-NEXT: ; %bb.1:
; GFX11W32-NEXT: s_mov_b32 s3, s4
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
+; GFX11W32-NEXT: v_mov_b32_e32 v4, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: buffer_atomic_sub_u32 v0, off, s[4:7], 0 glc
+; GFX11W32-NEXT: buffer_atomic_sub_u32 v4, off, s[4:7], 0 glc
; GFX11W32-NEXT: .LBB6_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
diff --git a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll
index 4214db631135..cb9a3df64e29 100644
--- a/llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll
+++ b/llvm/test/CodeGen/AMDGPU/atomic_optimizations_struct_buffer.ll
@@ -463,39 +463,37 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX8-LABEL: add_i32_varying_vdata:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB2_2
; GFX8-NEXT: ; %bb.1:
; GFX8-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
; GFX8-NEXT: v_mov_b32_e32 v0, s4
-; GFX8-NEXT: v_mov_b32_e32 v3, 0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: buffer_atomic_add v0, v3, s[8:11], 0 idxen glc
; GFX8-NEXT: .LBB2_2:
@@ -503,7 +501,7 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt vmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s2, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_mov_b32_e32 v4, s1
@@ -513,39 +511,37 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX9-LABEL: add_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB2_2
; GFX9-NEXT: ; %bb.1:
; GFX9-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
; GFX9-NEXT: v_mov_b32_e32 v0, s4
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: buffer_atomic_add v0, v3, s[8:11], 0 idxen glc
; GFX9-NEXT: .LBB2_2:
@@ -553,8 +549,7 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_add_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -589,31 +584,30 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB2_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: buffer_atomic_add v0, v4, s[8:11], 0 idxen glc
+; GFX10W64-NEXT: buffer_atomic_add v4, v0, s[8:11], 0 idxen glc
; GFX10W64-NEXT: .LBB2_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: add_i32_varying_vdata:
@@ -635,32 +629,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB2_2
; GFX10W32-NEXT: ; %bb.1:
; GFX10W32-NEXT: s_mov_b32 s3, s4
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: buffer_atomic_add v0, v4, s[4:7], 0 idxen glc
+; GFX10W32-NEXT: buffer_atomic_add v4, v0, s[4:7], 0 idxen glc
; GFX10W32-NEXT: .LBB2_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: add_i32_varying_vdata:
@@ -699,32 +692,31 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB2_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: buffer_atomic_add_u32 v0, v4, s[8:11], 0 idxen glc
+; GFX11W64-NEXT: buffer_atomic_add_u32 v4, v0, s[8:11], 0 idxen glc
; GFX11W64-NEXT: .LBB2_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -751,34 +743,32 @@ define amdgpu_kernel void @add_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB2_2
; GFX11W32-NEXT: ; %bb.1:
; GFX11W32-NEXT: s_mov_b32 s3, s4
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v4, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: buffer_atomic_add_u32 v0, v4, s[4:7], 0 idxen glc
+; GFX11W32-NEXT: buffer_atomic_add_u32 v4, v0, s[4:7], 0 idxen glc
; GFX11W32-NEXT: .LBB2_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_add_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_add_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
@@ -1421,39 +1411,37 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX8-LABEL: sub_i32_varying_vdata:
; GFX8: ; %bb.0: ; %entry
-; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_mov_b32_e32 v1, 0
-; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX8-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX8-NEXT: v_mov_b32_e32 v2, v0
+; GFX8-NEXT: v_mov_b32_e32 v3, 0
+; GFX8-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX8-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX8-NEXT: v_mov_b32_e32 v1, v0
; GFX8-NEXT: s_not_b64 exec, exec
-; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: v_mov_b32_e32 v1, 0
; GFX8-NEXT: s_not_b64 exec, exec
; GFX8-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_mov_b32_e32 v2, 0
+; GFX8-NEXT: s_nop 0
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX8-NEXT: s_nop 1
-; GFX8-NEXT: v_add_u32_dpp v2, vcc, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX8-NEXT: v_readlane_b32 s4, v2, 63
+; GFX8-NEXT: v_add_u32_dpp v1, vcc, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX8-NEXT: v_readlane_b32 s4, v1, 63
; GFX8-NEXT: s_nop 0
-; GFX8-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX8-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX8-NEXT: s_mov_b64 exec, s[2:3]
-; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX8-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX8-NEXT: ; implicit-def: $vgpr0
; GFX8-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX8-NEXT: s_cbranch_execz .LBB7_2
; GFX8-NEXT: ; %bb.1:
; GFX8-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
; GFX8-NEXT: v_mov_b32_e32 v0, s4
-; GFX8-NEXT: v_mov_b32_e32 v3, 0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: buffer_atomic_sub v0, v3, s[8:11], 0 idxen glc
; GFX8-NEXT: .LBB7_2:
@@ -1461,7 +1449,7 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX8-NEXT: s_waitcnt vmcnt(0)
; GFX8-NEXT: v_readfirstlane_b32 s2, v0
-; GFX8-NEXT: v_mov_b32_e32 v0, v1
+; GFX8-NEXT: v_mov_b32_e32 v0, v2
; GFX8-NEXT: v_sub_u32_e32 v0, vcc, s2, v0
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
; GFX8-NEXT: v_mov_b32_e32 v4, s1
@@ -1471,39 +1459,37 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
;
; GFX9-LABEL: sub_i32_varying_vdata:
; GFX9: ; %bb.0: ; %entry
-; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_mov_b32_e32 v1, 0
-; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_mbcnt_lo_u32_b32 v3, exec_lo, 0
-; GFX9-NEXT: v_mbcnt_hi_u32_b32 v3, exec_hi, v3
-; GFX9-NEXT: v_mov_b32_e32 v2, v0
+; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX9-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v4
+; GFX9-NEXT: v_mov_b32_e32 v1, v0
; GFX9-NEXT: s_not_b64 exec, exec
-; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: v_mov_b32_e32 v1, 0
; GFX9-NEXT: s_not_b64 exec, exec
; GFX9-NEXT: s_or_saveexec_b64 s[2:3], -1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
-; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:1 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_mov_b32_e32 v2, 0
+; GFX9-NEXT: s_nop 0
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:2 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:4 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_shr:8 row_mask:0xf bank_mask:0xf bound_ctrl:1
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:15 row_mask:0xa bank_mask:0xf
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:15 row_mask:0xa bank_mask:0xf
; GFX9-NEXT: s_nop 1
-; GFX9-NEXT: v_add_u32_dpp v2, v2, v2 row_bcast:31 row_mask:0xc bank_mask:0xf
-; GFX9-NEXT: v_readlane_b32 s4, v2, 63
+; GFX9-NEXT: v_add_u32_dpp v1, v1, v1 row_bcast:31 row_mask:0xc bank_mask:0xf
+; GFX9-NEXT: v_readlane_b32 s4, v1, 63
; GFX9-NEXT: s_nop 0
-; GFX9-NEXT: v_mov_b32_dpp v1, v2 wave_shr:1 row_mask:0xf bank_mask:0xf
+; GFX9-NEXT: v_mov_b32_dpp v2, v1 wave_shr:1 row_mask:0xf bank_mask:0xf
; GFX9-NEXT: s_mov_b64 exec, s[2:3]
-; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v3
+; GFX9-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
; GFX9-NEXT: ; implicit-def: $vgpr0
; GFX9-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX9-NEXT: s_cbranch_execz .LBB7_2
; GFX9-NEXT: ; %bb.1:
; GFX9-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
; GFX9-NEXT: v_mov_b32_e32 v0, s4
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: buffer_atomic_sub v0, v3, s[8:11], 0 idxen glc
; GFX9-NEXT: .LBB7_2:
@@ -1511,8 +1497,7 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX9-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX9-NEXT: s_waitcnt vmcnt(0)
; GFX9-NEXT: v_readfirstlane_b32 s2, v0
-; GFX9-NEXT: v_mov_b32_e32 v0, v1
-; GFX9-NEXT: v_mov_b32_e32 v3, 0
+; GFX9-NEXT: v_mov_b32_e32 v0, v2
; GFX9-NEXT: v_sub_u32_e32 v0, s2, v0
; GFX9-NEXT: s_waitcnt lgkmcnt(0)
; GFX9-NEXT: global_store_dword v3, v0, s[0:1]
@@ -1547,31 +1532,30 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX10W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX10W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX10W64-NEXT: v_mov_b32_e32 v0, 0
; GFX10W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX10W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX10W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX10W64-NEXT: ; implicit-def: $vgpr0
+; GFX10W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX10W64-NEXT: ; implicit-def: $vgpr4
; GFX10W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX10W64-NEXT: s_cbranch_execz .LBB7_2
; GFX10W64-NEXT: ; %bb.1:
; GFX10W64-NEXT: s_load_dwordx4 s[8:11], s[0:1], 0x34
-; GFX10W64-NEXT: v_mov_b32_e32 v0, s4
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
+; GFX10W64-NEXT: v_mov_b32_e32 v4, s4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: buffer_atomic_sub v0, v4, s[8:11], 0 idxen glc
+; GFX10W64-NEXT: buffer_atomic_sub v4, v0, s[8:11], 0 idxen glc
; GFX10W64-NEXT: .LBB7_2:
; GFX10W64-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX10W64-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W64-NEXT: s_waitcnt vmcnt(0)
-; GFX10W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W64-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX10W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W64-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX10W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W64-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W64-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W64-NEXT: s_endpgm
;
; GFX10W32-LABEL: sub_i32_varying_vdata:
@@ -1593,32 +1577,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX10W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX10W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX10W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v0, 0
; GFX10W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX10W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX10W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX10W32-NEXT: ; implicit-def: $vgpr0
+; GFX10W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX10W32-NEXT: ; implicit-def: $vgpr4
; GFX10W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX10W32-NEXT: s_cbranch_execz .LBB7_2
; GFX10W32-NEXT: ; %bb.1:
; GFX10W32-NEXT: s_mov_b32 s3, s4
; GFX10W32-NEXT: s_load_dwordx4 s[4:7], s[0:1], 0x34
-; GFX10W32-NEXT: v_mov_b32_e32 v0, s3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
+; GFX10W32-NEXT: v_mov_b32_e32 v4, s3
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: buffer_atomic_sub v0, v4, s[4:7], 0 idxen glc
+; GFX10W32-NEXT: buffer_atomic_sub v4, v0, s[4:7], 0 idxen glc
; GFX10W32-NEXT: .LBB7_2:
; GFX10W32-NEXT: s_waitcnt_depctr 0xffe3
; GFX10W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX10W32-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0x24
; GFX10W32-NEXT: s_waitcnt vmcnt(0)
-; GFX10W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX10W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX10W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX10W32-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX10W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX10W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX10W32-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX10W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX10W32-NEXT: global_store_dword v4, v0, s[0:1]
+; GFX10W32-NEXT: global_store_dword v0, v4, s[0:1]
; GFX10W32-NEXT: s_endpgm
;
; GFX11W64-LABEL: sub_i32_varying_vdata:
@@ -1657,32 +1640,31 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W64-NEXT: v_readlane_b32 s6, v1, 47
; GFX11W64-NEXT: v_writelane_b32 v3, s5, 32
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_3) | instid1(VALU_DEP_2)
-; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v0, exec_hi, v0
+; GFX11W64-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W64-NEXT: v_mbcnt_hi_u32_b32 v4, exec_hi, v0
+; GFX11W64-NEXT: v_mov_b32_e32 v0, 0
; GFX11W64-NEXT: s_or_saveexec_b64 s[2:3], -1
; GFX11W64-NEXT: v_writelane_b32 v3, s6, 48
; GFX11W64-NEXT: s_mov_b64 exec, s[2:3]
-; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v0
-; GFX11W64-NEXT: ; implicit-def: $vgpr0
+; GFX11W64-NEXT: v_cmp_eq_u32_e32 vcc, 0, v4
+; GFX11W64-NEXT: ; implicit-def: $vgpr4
; GFX11W64-NEXT: s_and_saveexec_b64 s[2:3], vcc
; GFX11W64-NEXT: s_cbranch_execz .LBB7_2
; GFX11W64-NEXT: ; %bb.1:
; GFX11W64-NEXT: s_load_b128 s[8:11], s[0:1], 0x34
-; GFX11W64-NEXT: v_mov_b32_e32 v0, s4
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
+; GFX11W64-NEXT: v_mov_b32_e32 v4, s4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: buffer_atomic_sub_u32 v0, v4, s[8:11], 0 idxen glc
+; GFX11W64-NEXT: buffer_atomic_sub_u32 v4, v0, s[8:11], 0 idxen glc
; GFX11W64-NEXT: .LBB7_2:
; GFX11W64-NEXT: s_or_b64 exec, exec, s[2:3]
; GFX11W64-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W64-NEXT: s_waitcnt vmcnt(0)
-; GFX11W64-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W64-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W64-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W64-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX11W64-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W64-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W64-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W64-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX11W64-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W64-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W64-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W64-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W64-NEXT: s_endpgm
;
@@ -1709,34 +1691,32 @@ define amdgpu_kernel void @sub_i32_varying_vdata(i32 addrspace(1)* %out, <4 x i3
; GFX11W32-NEXT: v_mov_b32_dpp v3, v1 row_shr:1 row_mask:0xf bank_mask:0xf
; GFX11W32-NEXT: v_readlane_b32 s3, v1, 15
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_2)
-; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v0, exec_lo, 0
+; GFX11W32-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
+; GFX11W32-NEXT: v_mbcnt_lo_u32_b32 v4, exec_lo, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v0, 0
; GFX11W32-NEXT: s_or_saveexec_b32 s2, -1
; GFX11W32-NEXT: v_writelane_b32 v3, s3, 16
; GFX11W32-NEXT: s_mov_b32 exec_lo, s2
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v0
-; GFX11W32-NEXT: ; implicit-def: $vgpr0
+; GFX11W32-NEXT: v_cmp_eq_u32_e32 vcc_lo, 0, v4
+; GFX11W32-NEXT: ; implicit-def: $vgpr4
; GFX11W32-NEXT: s_and_saveexec_b32 s2, vcc_lo
; GFX11W32-NEXT: s_cbranch_execz .LBB7_2
; GFX11W32-NEXT: ; %bb.1:
; GFX11W32-NEXT: s_mov_b32 s3, s4
; GFX11W32-NEXT: s_load_b128 s[4:7], s[0:1], 0x34
-; GFX11W32-NEXT: v_mov_b32_e32 v0, s3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
+; GFX11W32-NEXT: v_mov_b32_e32 v4, s3
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: buffer_atomic_sub_u32 v0, v4, s[4:7], 0 idxen glc
+; GFX11W32-NEXT: buffer_atomic_sub_u32 v4, v0, s[4:7], 0 idxen glc
; GFX11W32-NEXT: .LBB7_2:
; GFX11W32-NEXT: s_or_b32 exec_lo, exec_lo, s2
; GFX11W32-NEXT: s_load_b64 s[0:1], s[0:1], 0x24
; GFX11W32-NEXT: s_waitcnt vmcnt(0)
-; GFX11W32-NEXT: v_readfirstlane_b32 s2, v0
-; GFX11W32-NEXT: v_mov_b32_e32 v0, v3
-; GFX11W32-NEXT: v_mov_b32_e32 v4, 0
-; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_2)
-; GFX11W32-NEXT: v_sub_nc_u32_e32 v0, s2, v0
+; GFX11W32-NEXT: v_readfirstlane_b32 s2, v4
+; GFX11W32-NEXT: v_mov_b32_e32 v4, v3
+; GFX11W32-NEXT: s_delay_alu instid0(VALU_DEP_1)
+; GFX11W32-NEXT: v_sub_nc_u32_e32 v4, s2, v4
; GFX11W32-NEXT: s_waitcnt lgkmcnt(0)
-; GFX11W32-NEXT: global_store_b32 v4, v0, s[0:1]
+; GFX11W32-NEXT: global_store_b32 v0, v4, s[0:1]
; GFX11W32-NEXT: s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)
; GFX11W32-NEXT: s_endpgm
entry:
diff --git a/llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll b/llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll
index fce79701b8b0..fbe91c12155b 100644
--- a/llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll
+++ b/llvm/test/CodeGen/AMDGPU/sgpr-control-flow.ll
@@ -162,13 +162,13 @@ define amdgpu_kernel void @sgpr_if_else_valu_cmp_phi_br(i32 addrspace(1)* %out,
; SI-NEXT: s_load_dwordx2 s[0:1], s[0:1], 0xd
; SI-NEXT: s_mov_b32 s2, 0
; SI-NEXT: v_cmp_ne_u32_e32 vcc, 0, v0
+; SI-NEXT: v_lshlrev_b32_e32 v0, 2, v0
; SI-NEXT: ; implicit-def: $sgpr8_sgpr9
; SI-NEXT: s_and_saveexec_b64 s[10:11], vcc
; SI-NEXT: s_xor_b64 s[10:11], exec, s[10:11]
; SI-NEXT: s_cbranch_execz .LBB3_2
; SI-NEXT: ; %bb.1: ; %else
; SI-NEXT: s_mov_b32 s3, 0xf000
-; SI-NEXT: v_lshlrev_b32_e32 v0, 2, v0
; SI-NEXT: v_mov_b32_e32 v1, 0
; SI-NEXT: s_waitcnt lgkmcnt(0)
; SI-NEXT: buffer_load_dword v0, v[0:1], s[0:3], 0 addr64
@@ -184,7 +184,6 @@ define amdgpu_kernel void @sgpr_if_else_valu_cmp_phi_br(i32 addrspace(1)* %out,
; SI-NEXT: s_mov_b32 s15, 0xf000
; SI-NEXT: s_mov_b32 s14, 0
; SI-NEXT: s_mov_b64 s[12:13], s[6:7]
-; SI-NEXT: v_lshlrev_b32_e32 v0, 2, v0
; SI-NEXT: v_mov_b32_e32 v1, 0
; SI-NEXT: buffer_load_dword v0, v[0:1], s[12:15], 0 addr64
; SI-NEXT: s_andn2_b64 s[2:3], s[8:9], exec
diff --git a/llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll b/llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll
index fe5f5b5fa195..f945a797b774 100644
--- a/llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll
+++ b/llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll
@@ -176,8 +176,8 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS1-NEXT: s_cbranch_vccz .LBB1_24
; GLOBALNESS1-NEXT: .LBB1_9: ; %baz.exit.i
; GLOBALNESS1-NEXT: ; in Loop: Header=BB1_4 Depth=1
-; GLOBALNESS1-NEXT: v_pk_mov_b32 v[0:1], 0, 0
-; GLOBALNESS1-NEXT: flat_load_dword v0, v[0:1]
+; GLOBALNESS1-NEXT: v_pk_mov_b32 v[32:33], 0, 0
+; GLOBALNESS1-NEXT: flat_load_dword v0, v[32:33]
; GLOBALNESS1-NEXT: s_mov_b32 s68, s93
; GLOBALNESS1-NEXT: s_mov_b32 s70, s93
; GLOBALNESS1-NEXT: s_mov_b32 s71, s69
@@ -217,8 +217,7 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS1-NEXT: s_cbranch_execz .LBB1_26
; GLOBALNESS1-NEXT: ; %bb.10: ; %bb33.i
; GLOBALNESS1-NEXT: ; in Loop: Header=BB1_4 Depth=1
-; GLOBALNESS1-NEXT: v_pk_mov_b32 v[2:3], 0, 0
-; GLOBALNESS1-NEXT: global_load_dwordx2 v[0:1], v[2:3], off
+; GLOBALNESS1-NEXT: global_load_dwordx2 v[0:1], v[32:33], off
; GLOBALNESS1-NEXT: v_readlane_b32 s4, v41, 0
; GLOBALNESS1-NEXT: v_readlane_b32 s5, v41, 1
; GLOBALNESS1-NEXT: s_andn2_b64 vcc, exec, s[4:5]
@@ -226,6 +225,7 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS1-NEXT: ; %bb.11: ; %bb39.i
; GLOBALNESS1-NEXT: ; in Loop: Header=BB1_4 Depth=1
; GLOBALNESS1-NEXT: v_mov_b32_e32 v45, v44
+; GLOBALNESS1-NEXT: v_pk_mov_b32 v[2:3], 0, 0
; GLOBALNESS1-NEXT: global_store_dwordx2 v[2:3], v[44:45], off
; GLOBALNESS1-NEXT: .LBB1_12: ; %bb44.lr.ph.i
; GLOBALNESS1-NEXT: ; in Loop: Header=BB1_4 Depth=1
@@ -281,7 +281,7 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS1-NEXT: s_mov_b32 s14, s98
; GLOBALNESS1-NEXT: v_mov_b32_e32 v31, v42
; GLOBALNESS1-NEXT: s_swappc_b64 s[30:31], s[66:67]
-; GLOBALNESS1-NEXT: v_pk_mov_b32 v[0:1], 0, 0
+; GLOBALNESS1-NEXT: v_pk_mov_b32 v[46:47], 0, 0
; GLOBALNESS1-NEXT: s_mov_b64 s[4:5], s[64:65]
; GLOBALNESS1-NEXT: s_mov_b64 s[6:7], s[54:55]
; GLOBALNESS1-NEXT: s_mov_b64 s[8:9], s[60:61]
@@ -290,15 +290,14 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS1-NEXT: s_mov_b32 s13, s99
; GLOBALNESS1-NEXT: s_mov_b32 s14, s98
; GLOBALNESS1-NEXT: v_mov_b32_e32 v31, v42
-; GLOBALNESS1-NEXT: global_store_dwordx2 v[0:1], a[32:33], off
+; GLOBALNESS1-NEXT: global_store_dwordx2 v[46:47], a[32:33], off
; GLOBALNESS1-NEXT: s_swappc_b64 s[30:31], s[66:67]
; GLOBALNESS1-NEXT: s_and_saveexec_b64 s[4:5], s[58:59]
; GLOBALNESS1-NEXT: s_cbranch_execz .LBB1_13
; GLOBALNESS1-NEXT: ; %bb.22: ; %bb62.i
; GLOBALNESS1-NEXT: ; in Loop: Header=BB1_15 Depth=2
; GLOBALNESS1-NEXT: v_mov_b32_e32 v45, v44
-; GLOBALNESS1-NEXT: v_pk_mov_b32 v[0:1], 0, 0
-; GLOBALNESS1-NEXT: global_store_dwordx2 v[0:1], v[44:45], off
+; GLOBALNESS1-NEXT: global_store_dwordx2 v[46:47], v[44:45], off
; GLOBALNESS1-NEXT: s_branch .LBB1_13
; GLOBALNESS1-NEXT: .LBB1_23: ; %LeafBlock
; GLOBALNESS1-NEXT: ; in Loop: Header=BB1_4 Depth=1
@@ -562,8 +561,8 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS0-NEXT: s_cbranch_vccz .LBB1_24
; GLOBALNESS0-NEXT: .LBB1_9: ; %baz.exit.i
; GLOBALNESS0-NEXT: ; in Loop: Header=BB1_4 Depth=1
-; GLOBALNESS0-NEXT: v_pk_mov_b32 v[0:1], 0, 0
-; GLOBALNESS0-NEXT: flat_load_dword v0, v[0:1]
+; GLOBALNESS0-NEXT: v_pk_mov_b32 v[32:33], 0, 0
+; GLOBALNESS0-NEXT: flat_load_dword v0, v[32:33]
; GLOBALNESS0-NEXT: s_mov_b32 s68, s93
; GLOBALNESS0-NEXT: s_mov_b32 s70, s93
; GLOBALNESS0-NEXT: s_mov_b32 s71, s69
@@ -603,8 +602,7 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS0-NEXT: s_cbranch_execz .LBB1_26
; GLOBALNESS0-NEXT: ; %bb.10: ; %bb33.i
; GLOBALNESS0-NEXT: ; in Loop: Header=BB1_4 Depth=1
-; GLOBALNESS0-NEXT: v_pk_mov_b32 v[2:3], 0, 0
-; GLOBALNESS0-NEXT: global_load_dwordx2 v[0:1], v[2:3], off
+; GLOBALNESS0-NEXT: global_load_dwordx2 v[0:1], v[32:33], off
; GLOBALNESS0-NEXT: v_readlane_b32 s4, v41, 0
; GLOBALNESS0-NEXT: v_readlane_b32 s5, v41, 1
; GLOBALNESS0-NEXT: s_andn2_b64 vcc, exec, s[4:5]
@@ -612,6 +610,7 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS0-NEXT: ; %bb.11: ; %bb39.i
; GLOBALNESS0-NEXT: ; in Loop: Header=BB1_4 Depth=1
; GLOBALNESS0-NEXT: v_mov_b32_e32 v45, v44
+; GLOBALNESS0-NEXT: v_pk_mov_b32 v[2:3], 0, 0
; GLOBALNESS0-NEXT: global_store_dwordx2 v[2:3], v[44:45], off
; GLOBALNESS0-NEXT: .LBB1_12: ; %bb44.lr.ph.i
; GLOBALNESS0-NEXT: ; in Loop: Header=BB1_4 Depth=1
@@ -667,7 +666,7 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS0-NEXT: s_mov_b32 s14, s98
; GLOBALNESS0-NEXT: v_mov_b32_e32 v31, v42
; GLOBALNESS0-NEXT: s_swappc_b64 s[30:31], s[66:67]
-; GLOBALNESS0-NEXT: v_pk_mov_b32 v[0:1], 0, 0
+; GLOBALNESS0-NEXT: v_pk_mov_b32 v[46:47], 0, 0
; GLOBALNESS0-NEXT: s_mov_b64 s[4:5], s[62:63]
; GLOBALNESS0-NEXT: s_mov_b64 s[6:7], s[54:55]
; GLOBALNESS0-NEXT: s_mov_b64 s[8:9], s[64:65]
@@ -676,15 +675,14 @@ define amdgpu_kernel void @kernel(i32 addrspace(1)* %arg1.global, i1 %tmp3.i.i,
; GLOBALNESS0-NEXT: s_mov_b32 s13, s99
; GLOBALNESS0-NEXT: s_mov_b32 s14, s98
; GLOBALNESS0-NEXT: v_mov_b32_e32 v31, v42
-; GLOBALNESS0-NEXT: global_store_dwordx2 v[0:1], a[32:33], off
+; GLOBALNESS0-NEXT: global_store_dwordx2 v[46:47], a[32:33], off
; GLOBALNESS0-NEXT: s_swappc_b64 s[30:31], s[66:67]
; GLOBALNESS0-NEXT: s_and_saveexec_b64 s[4:5], s[58:59]
; GLOBALNESS0-NEXT: s_cbranch_execz .LBB1_13
; GLOBALNESS0-NEXT: ; %bb.22: ; %bb62.i
; GLOBALNESS0-NEXT: ; in Loop: Header=BB1_15 Depth=2
; GLOBALNESS0-NEXT: v_mov_b32_e32 v45, v44
-; GLOBALNESS0-NEXT: v_pk_mov_b32 v[0:1], 0, 0
-; GLOBALNESS0-NEXT: global_store_dwordx2 v[0:1], v[44:45], off
+; GLOBALNESS0-NEXT: global_store_dwordx2 v[46:47], v[44:45], off
; GLOBALNESS0-NEXT: s_branch .LBB1_13
; GLOBALNESS0-NEXT: .LBB1_23: ; %LeafBlock
; GLOBALNESS0-NEXT: ; in Loop: Header=BB1_4 Depth=1
More information about the llvm-commits
mailing list