[PATCH] D137528: [doc][LoongArch] Update inline asm constraint code and operand modifier
Xiaodong Liu via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Nov 6 22:13:07 PST 2022
XiaodongLoong created this revision.
Herald added a subscriber: jdoerfert.
Herald added a project: All.
XiaodongLoong requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
According to:
https://reviews.llvm.org/D134157
https://reviews.llvm.org/D136841
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D137528
Files:
llvm/docs/LangRef.rst
Index: llvm/docs/LangRef.rst
===================================================================
--- llvm/docs/LangRef.rst
+++ llvm/docs/LangRef.rst
@@ -4875,13 +4875,29 @@
- ``x``: A 32, 64, or 128-bit floating-point/SIMD register in the ranges
``s0-s15``, ``d0-d7``, or ``q0-q3``, respectively.
-
Hexagon:
- ``o``, ``v``: A memory address operand, treated the same as constraint ``m``,
at the moment.
- ``r``: A 32 or 64-bit register.
+LoongArch:
+
+- ``f``: A floating-point register (if available).
+- ``k``: A memory operand whose address is formed by a base register and
+ (optionally scaled) index register.
+- ``l``: A signed 16-bit constant.
+- ``m``: A memory operand whose address is formed by a base register and
+ offset that is suitable for use in instructions with the same addressing
+ mode as st.w and ld.w.
+- ``I``: A signed 12-bit constant (for arithmetic instructions).
+- ``K``: An unsigned 12-bit constant (for logic instructions).
+- ``ZB``: An address that is held in a general-purpose register. The offset
+ is zero.
+- ``ZC``: A memory operand whose address is formed by a base register and
+ offset that is suitable for use in instructions with the same addressing
+ mode as ll.w and sc.w.
+
MSP430:
- ``r``: An 8 or 16-bit register.
@@ -5106,6 +5122,10 @@
- ``I``: Print the letter 'i' if the operand is an integer constant, otherwise
nothing. Used to print 'addi' vs 'add' instructions.
+LoongArch:
+
+- ``z``: Print $zero register if operand is zero, otherwise print it normally.
+
MSP430:
No additional modifiers.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137528.473560.patch
Type: text/x-patch
Size: 1582 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221107/4ddf766e/attachment.bin>
More information about the llvm-commits
mailing list