[PATCH] D137517: [TargetSupport] Generate the defs for RISCV CPUs using llvm-tblgen.

Francesco Petrogalli via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Nov 6 18:11:46 PST 2022

Previous message: [PATCH] D137517: [TargetSupport] Generate the defs for RISCV CPUs using llvm-tblgen.
Next message: [PATCH] D137517: [TargetSupport] Generate the defs for RISCV CPUs using llvm-tblgen.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

fpetrogalli added a comment.

RFC at RFC at https://discourse.llvm.org/t/targetparser-auto-generation-of-riscv-cpu-definitions/66419


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137517/new/

https://reviews.llvm.org/D137517

Previous message: [PATCH] D137517: [TargetSupport] Generate the defs for RISCV CPUs using llvm-tblgen.
Next message: [PATCH] D137517: [TargetSupport] Generate the defs for RISCV CPUs using llvm-tblgen.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list