[PATCH] D137350: [RISCV] Implement assembler support for XVentanaCondOps

[Philip Reames via Phabricator via llvm-commits]

reames updated this revision to Diff 473272.
reames added a comment.

Add a decoder namespace.

I did one per vendor - i.e. used a Ventana table rather than a VentanaCondOps one.  In theory, we could have a vendor who ships incompatible extensions (in two different pieces of hardware), but if we hit that case, we can adjust later.  Or at least, I think we can?  This is new to me.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137350/new/

https://reviews.llvm.org/D137350

Files:
  clang/test/Preprocessor/riscv-target-features.c
  llvm/docs/RISCVUsage.rst
  llvm/lib/Support/RISCVISAInfo.cpp
  llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  llvm/lib/Target/RISCV/RISCV.td
  llvm/lib/Target/RISCV/RISCVInstrFormats.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVSubtarget.h
  llvm/test/CodeGen/RISCV/attributes.ll
  llvm/test/MC/RISCV/XVentanaCondOps-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137350.473272.patch
Type: text/x-patch
Size: 10510 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221104/2742908d/attachment.bin>