[PATCH] D137069: [AArch64] Support not only SHL but also SRL and SRA for ((X shift C) - Y) + Z --> (Z - Y) + (X shift C)

Dave Green via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 2 08:54:04 PDT 2022

Previous message: [PATCH] D137069: [AArch64] Support not only SHL but also SRL and SRA for ((X shift C) - Y) + Z --> (Z - Y) + (X shift C)
Next message: [llvm] 0fe9453 - [AArch64][SME] Make all SME intrinsics use 32bit immediates.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

dmgreen added a comment.

Sounds good. Should we be handling uxtw and sxtw type operands too? As in getExtendTypeForNode.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137069/new/

https://reviews.llvm.org/D137069

Previous message: [PATCH] D137069: [AArch64] Support not only SHL but also SRL and SRA for ((X shift C) - Y) + Z --> (Z - Y) + (X shift C)
Next message: [llvm] 0fe9453 - [AArch64][SME] Make all SME intrinsics use 32bit immediates.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list