[PATCH] D136662: [VP][RISCV] Add vp.rint and RISC-V support.

[Yeting Kuo via Phabricator via llvm-commits]

fakepaper56 updated this revision to Diff 471812.
fakepaper56 added a comment.

Add `TLI->isOperationCustom(ISD::VP_FRINT, LT.second)` to make sure that legalized types of vp.rint have target customized lowering.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136662/new/

https://reviews.llvm.org/D136662

Files:
  llvm/docs/LangRef.rst
  llvm/include/llvm/IR/Intrinsics.td
  llvm/include/llvm/IR/VPIntrinsics.def
  llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
  llvm/test/Analysis/CostModel/RISCV/fround.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-rint-vp.ll
  llvm/test/CodeGen/RISCV/rvv/rint-vp.ll
  llvm/unittests/IR/VPIntrinsicTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D136662.471812.patch
Type: text/x-patch
Size: 83631 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221030/11b20c5d/attachment.bin>