[PATCH] D135593: [AArch64]]SME2 multi-vec to multi-vec FP/INT down convert 2/4 registers

[Paul Walker via Phabricator via llvm-commits]

paulwalker-arm added inline comments.


================
Comment at: llvm/test/MC/AArch64/SME2/fcvtzs-diagnostics.s:9
+// CHECK-NEXT: fcvtzs {z0.s-z1.s}, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
----------------
Hi @CarolineConcatto , nothing to hold up this patch but out of interest do you know why this `CHECK-NOT` line exists? We repeat the same idiom for all SVE/SME negative tests but I don't know what's special about this specific pattern for us to care so much.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D135593/new/

https://reviews.llvm.org/D135593