[PATCH] D135733: AMDGPU: Treat asm as a hazard for all register read-after-write hazards

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 11 17:39:26 PDT 2022


arsenm created this revision.
arsenm added reviewers: AMDGPU, rampitec, kerbowa.
Herald added subscribers: kosarev, foad, hiraditya, t-tye, tpr, dstuttard, yaxunl, jvesely, kzhuravl.
Herald added a project: All.
arsenm requested review of this revision.
Herald added a subscriber: wdng.
Herald added a project: LLVM.

We have to assume there is a hazardous instruction if there's a def
of the appropriate register. We're missing test coverage for some of
these.


https://reviews.llvm.org/D135733

Files:
  llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
  llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.writelane.ll
  llvm/test/CodeGen/AMDGPU/agpr-copy-no-free-registers.ll
  llvm/test/CodeGen/AMDGPU/inserted-wait-states.mir
  llvm/test/CodeGen/AMDGPU/mai-hazards-gfx90a.mir
  llvm/test/CodeGen/AMDGPU/mai-hazards.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D135733.466983.patch
Type: text/x-patch
Size: 13738 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221012/95626183/attachment.bin>


More information about the llvm-commits mailing list