[PATCH] D134949: [AMDGPU] Use the right frame register in custom CSR spills

Christudasan Devadasan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 5 09:21:41 PDT 2022

Previous message: [PATCH] D134950: [CodeGen] Allow targets to define vreg flags
Next message: [PATCH] D124195: [AMDGPU] Separate out custom SGPR spills to VGPR during PEI
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

cdevadas added a comment.

Ping.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134949/new/

https://reviews.llvm.org/D134949

Previous message: [PATCH] D134950: [CodeGen] Allow targets to define vreg flags
Next message: [PATCH] D124195: [AMDGPU] Separate out custom SGPR spills to VGPR during PEI
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list