[PATCH] D135208: [AArch64] Swap 'lsl(val1, small-shmt)' to right hand side for ADD(lsl(val1,small-shmt), lsl(val2,large-shmt))

[Mingming Liu via Phabricator via llvm-commits]

mingmingl updated this revision to Diff 465269.
mingmingl retitled this revision from "[AArch64] Swap 'lsl(val1,small-shmt)' to right hand side for AND(lsl(val1,small-shmt), lsl(val2,large-shmt))" to "[AArch64] Swap 'lsl(val1,small-shmt)' to right hand side for ADD(lsl(val1,small-shmt), lsl(val2,large-shmt))".
mingmingl edited the summary of this revision.
mingmingl added a comment.

Run 'clang-format' and fix typo (AND->ADD)


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D135208/new/

https://reviews.llvm.org/D135208

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/logical_shifted_reg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D135208.465269.patch
Type: text/x-patch
Size: 4004 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221005/69725f7c/attachment.bin>