[PATCH] D130953: [X86] [WIP] Eliminate redundant movzbl instruction.

[LuoYuanke via Phabricator via llvm-commits]

LuoYuanke updated this revision to Diff 464907.
LuoYuanke added a comment.

Add pattern to combine copy mask register to gpr


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130953/new/

https://reviews.llvm.org/D130953

Files:
  llvm/lib/Target/X86/X86InstrSSE.td
  llvm/test/CodeGen/X86/avx-intrinsics-fast-isel.ll
  llvm/test/CodeGen/X86/load-scalar-as-vector.ll
  llvm/test/CodeGen/X86/pr15267.ll
  llvm/test/CodeGen/X86/setcc-lowering.ll
  llvm/test/CodeGen/X86/sse2-intrinsics-fast-isel.ll
  llvm/test/CodeGen/X86/sse41-intrinsics-fast-isel.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D130953.464907.patch
Type: text/x-patch
Size: 23300 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221004/51b48d16/attachment.bin>