[PATCH] D134736: [DAG] select Cond, C, -1 --> or (sext (not Cond)), C when C is MVT::i1

[Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGd7600c7ccb47: [DAG] select Cond, C, -1 --> or (sext (not Cond)), C when C is MVT::i1 (authored by Amaury Séchet <deadalnix at gmail.com>).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134736/new/

https://reviews.llvm.org/D134736

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/X86/pr16031.ll
  llvm/test/CodeGen/X86/select_const.ll
  llvm/test/CodeGen/X86/zext-sext.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D134736.464114.patch
Type: text/x-patch
Size: 4128 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220930/2431815d/attachment.bin>