[PATCH] D134787: [ARM64EC] Add arm64ec for getArchName

[chenglin.bi via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG0346f78a6f68: [ARM64EC] Add arm64ec for getArchName (authored by bcl5980).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134787/new/

https://reviews.llvm.org/D134787

Files:
  llvm/lib/Support/Triple.cpp
  llvm/unittests/ADT/TripleTest.cpp


Index: llvm/unittests/ADT/TripleTest.cpp
===================================================================
--- llvm/unittests/ADT/TripleTest.cpp
+++ llvm/unittests/ADT/TripleTest.cpp
@@ -1990,6 +1990,16 @@
     EXPECT_EQ(Triple::aarch64, T.getArch());
     EXPECT_EQ(Triple::AArch64SubArch_arm64e, T.getSubArch());
   }
+  {
+    Triple T = Triple("arm64ec");
+    EXPECT_EQ(Triple::aarch64, T.getArch());
+    EXPECT_EQ(Triple::AArch64SubArch_arm64ec, T.getSubArch());
+  }
+  {
+    Triple T;
+    T.setArch(Triple::aarch64, Triple::AArch64SubArch_arm64ec);
+    EXPECT_EQ("arm64ec", T.getArchName());
+  }
 }
 
 TEST(TripleTest, isArmT32) {
Index: llvm/lib/Support/Triple.cpp
===================================================================
--- llvm/lib/Support/Triple.cpp
+++ llvm/lib/Support/Triple.cpp
@@ -1149,6 +1149,10 @@
     if (SubArch == MipsSubArch_r6)
       return "mipsisa64r6el";
     break;
+  case Triple::aarch64:
+    if (SubArch == AArch64SubArch_arm64ec)
+      return "arm64ec";
+    break;
   default:
     break;
   }


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D134787.463733.patch
Type: text/x-patch
Size: 1050 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220929/28de5311/attachment.bin>