[PATCH] D134810: [ISel] Fix DAG divergence after new FMA combine
Jay Foad via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 28 11:44:50 PDT 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG2c12a04bba76: [ISel] Fix DAG divergence after new FMA combine (authored by foad).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D134810/new/
https://reviews.llvm.org/D134810
Files:
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
llvm/test/CodeGen/AMDGPU/dagcombine-fma-fmad.ll
Index: llvm/test/CodeGen/AMDGPU/dagcombine-fma-fmad.ll
===================================================================
--- llvm/test/CodeGen/AMDGPU/dagcombine-fma-fmad.ll
+++ llvm/test/CodeGen/AMDGPU/dagcombine-fma-fmad.ll
@@ -221,6 +221,22 @@
ret float %t5
}
+define amdgpu_ps float @fmac_sequence_innermost_fmul_sgpr(float inreg %a, float inreg %b, float inreg %c, float inreg %d, float inreg %e, float inreg %f, float %g) #0 {
+; GCN-LABEL: fmac_sequence_innermost_fmul_sgpr:
+; GCN: ; %bb.0:
+; GCN-NEXT: v_mac_f32_e64 v0, s2, s3
+; GCN-NEXT: v_fmac_f32_e64 v0, s0, s1
+; GCN-NEXT: v_fmac_f32_e64 v0, s4, s5
+; GCN-NEXT: ; return to shader part epilog
+ %t0 = fmul fast float %a, %b
+ %t1 = fmul fast float %c, %d
+ %t2 = fadd fast float %t0, %t1
+ %t3 = fmul fast float %e, %f
+ %t4 = fadd fast float %t2, %t3
+ %t5 = fadd fast float %t4, %g
+ ret float %t5
+}
+
; Function Attrs: nofree nosync nounwind readnone speculatable willreturn
declare float @llvm.maxnum.f32(float, float) #1
Index: llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
===================================================================
--- llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+++ llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -14305,10 +14305,8 @@
if (FMul.getOpcode() == ISD::FMUL && FMul.hasOneUse()) {
SDValue C = FMul.getOperand(0);
SDValue D = FMul.getOperand(1);
-
- DAG.MorphNodeTo(FMul.getNode(), PreferredFusedOpcode, FMul->getVTList(),
- {C, D, E});
-
+ SDValue CDE = DAG.getNode(PreferredFusedOpcode, SL, VT, C, D, E);
+ DAG.ReplaceAllUsesOfValueWith(FMul, CDE);
return FMA;
}
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D134810.463640.patch
Type: text/x-patch
Size: 1702 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220928/7b5f5ba3/attachment.bin>
More information about the llvm-commits
mailing list