[PATCH] D134423: [AMDGPU] Fix vgpr2sgpr copy to scalar operands of buffer instructions.
krishna chaitanya sankisa via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 27 04:33:47 PDT 2022
skc7 added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp:922
+ const MachineOperand *soffsetMO =
+ TII->getNamedOperand(U, AMDGPU::OpName::soffset);
+
----------------
foad wrote:
> I don't understand why we need special cases for particular named operands. Why can't this be inferred from the operand's register class? @alex-t?
soffset and srsrc need to be scalar registers in mubuf/mtbuf instructions.. Check for use of COPY's result is done here for these operands.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D134423/new/
https://reviews.llvm.org/D134423
More information about the llvm-commits
mailing list