[PATCH] D134177: Add MC support of RISCV Zcd Extension
Xinlong Wu via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Sep 25 04:44:06 PDT 2022
VincentWu updated this revision to Diff 462721.
VincentWu marked 3 inline comments as done.
VincentWu added a comment.
address comments
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D134177/new/
https://reviews.llvm.org/D134177
Files:
clang/test/Preprocessor/riscv-target-features.c
llvm/lib/Support/RISCVISAInfo.cpp
llvm/lib/Target/RISCV/RISCV.td
llvm/lib/Target/RISCV/RISCVInstrInfoC.td
llvm/lib/Target/RISCV/RISCVSubtarget.h
llvm/test/MC/RISCV/rv32dc-valid.s
llvm/test/MC/RISCV/rv64dc-valid.s
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D134177.462721.patch
Type: text/x-patch
Size: 14427 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220925/af786807/attachment.bin>
More information about the llvm-commits
mailing list