[PATCH] D131260: [DAG] select Cond, -1, C --> or (sext Cond), C if Cond is MVT::i1
Amaury SECHET via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sat Sep 24 17:45:31 PDT 2022
deadalnix added a comment.
@RKSimon I'll try what you suggest tomorrow. I've been sick so things are moving slowly on my end. Apologies.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D131260/new/
https://reviews.llvm.org/D131260
More information about the llvm-commits
mailing list