[PATCH] D125657: [RegisterCoalescer] fix dst subreg replacement during remat copy trick
Matthias Braun via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 20 11:00:35 PDT 2022
MatzeB added a comment.
When needing to test regalloc situations I sometimes write tests by creating a .mir file and just adding implicit-def and implicit-use operands on a "NOOP" instructions as necessary to re-create the particular situation. See here for a random example: https://github.com/llvm/llvm-project/blob/main/llvm/test/CodeGen/X86/simple-register-allocation-read-undef.mir
When you just run a single pass that nothing will complain about the extra operands added...
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D125657/new/
https://reviews.llvm.org/D125657
More information about the llvm-commits
mailing list