[PATCH] D133466: [PowerPC] Remove redundant spill/reload of callee saved vector registers

[Ting Wang via Phabricator via llvm-commits]

tingwang updated this revision to Diff 460619.
tingwang added a comment.

Update base test case.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133466/new/

https://reviews.llvm.org/D133466

Files:
  llvm/lib/Target/PowerPC/PPCCallingConv.td
  llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp
  llvm/test/CodeGen/PowerPC/aix64-vector-pair-cc-spills.ll
  llvm/test/CodeGen/PowerPC/aix64-virtual-call-no-spills.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D133466.460619.patch
Type: text/x-patch
Size: 7948 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220916/07e5618f/attachment-0001.bin>