[PATCH] D133302: [RISCV] Add assertion of hasVecPolicyOp to catch masked intrinsic without policy operand.

Philip Reames via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 12 12:09:19 PDT 2022

Previous message: [PATCH] D132296: [RISCV] Add cost model for compare and select instructions.
Next message: [PATCH] D133302: [RISCV] Add assertion of hasVecPolicyOp to catch masked intrinsic without policy operand.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

reames accepted this revision.
reames added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133302/new/

https://reviews.llvm.org/D133302

Previous message: [PATCH] D132296: [RISCV] Add cost model for compare and select instructions.
Next message: [PATCH] D133302: [RISCV] Add assertion of hasVecPolicyOp to catch masked intrinsic without policy operand.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list