[PATCH] D133489: [AMDGPU] Fix shrinking of F16 FMA on newer subtargets

Joe Nash via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 8 07:02:01 PDT 2022


Joe_Nash accepted this revision.
Joe_Nash added a comment.
This revision is now accepted and ready to land.

LGTM



================
Comment at: llvm/test/CodeGen/AMDGPU/gfx10-shrink-mad-fma.mir:195
     %1:vgpr_32 = IMPLICIT_DEF
-    %2:vgpr_32 = V_FMA_F16_e64 0, 18688, 0, %0, 0, %1, 0, 0, implicit $mode, implicit $exec
     SI_RETURN implicit %2
----------------
I guess the test case before was technically invalid, because V_FMA_F16_e64 should not exist on GFX10, only GFX8. But afaik we do not check whether an instruction is valid on the subtarget in SIInstrInfo::verifyInstruction.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133489/new/

https://reviews.llvm.org/D133489



More information about the llvm-commits mailing list