[PATCH] D133421: [AArch64] break non-temporal loads over 256 into 256-loads and a smaller load

Zain Jaffal via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 7 06:12:23 PDT 2022


zjaffal created this revision.
zjaffal added reviewers: fhahn, hiraditya, kristof.beyls, dmgreen, SjoerdMeijer, t.p.northover.
Herald added a project: All.
zjaffal requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

Currently over 256 non-temporal loads are broken inefficently. For example, `v17i32` gets broken into 2 128-bit loads. It is better if we can use
256-bit loads instead.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D133421

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/nontemporal-load.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D133421.458436.patch
Type: text/x-patch
Size: 9350 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220907/268e56ff/attachment.bin>


More information about the llvm-commits mailing list