[PATCH] D133372: [docs][RISCV] Document status of Zicpo(m,z,p) extensions

Philip Reames via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 6 13:29:33 PDT 2022


reames updated this revision to Diff 458262.

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133372/new/

https://reviews.llvm.org/D133372

Files:
  llvm/docs/RISCVUsage.rst


Index: llvm/docs/RISCVUsage.rst
===================================================================
--- llvm/docs/RISCVUsage.rst
+++ llvm/docs/RISCVUsage.rst
@@ -57,6 +57,9 @@
      ``Zbb``        Supported
      ``Zbc``        Supported
      ``Zbs``        Supported
+     ``Zicbom``     Assembly Support
+     ``Zicbop``     Assembly Support
+     ``Zicboz``     Assembly Support
      ``Zve32x``     Partially Supported
      ``Zve32f``     Partially Supported
      ``Zve64x``     Supported
@@ -76,8 +79,15 @@
      ``Zvl65536b``  Supported
      =============  ========================
 
+Assembly Support
+  LLVM supports the associated instructions in assembly.  All assembly related tools (e.g. assembler, disassembler, llvm-objdump, etc..) are supported.  Compiler and linker will accept extension names, and linked binaries will contain appropriate ELF flags and attributes to reflect use of named extension.
+
+Supported
+  Fully supported by the compiler.  This includes everything in Assembly Support, along with - if relevant - C language intrinsics for the instructions and pattern matching by the compiler to recognize idiomatic patterns which can be lowered to the associated instructions.
+
 ``Zve32x``, ``Zve32f``, ``Zvl32b``
-  LLVM currently assumes a minimum VLEN (vector register width) of 64 bits during compilation, and as a result ``Zve32x`` and ``Zve32f`` are supported only for VLEN>=64.  Assembly tools (e.g. assembler, disassembler, llvm-objdump, etc..) don't have this restriction.
+  LLVM currently assumes a minimum VLEN (vector register width) of 64 bits during compilation, and as a result ``Zve32x`` and ``Zve32f`` are supported only for VLEN>=64.  Assembly support doesn't have this restriction.
+
 
 Specification Documents
 =======================


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D133372.458262.patch
Type: text/x-patch
Size: 1788 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220906/f581d5bb/attachment.bin>


More information about the llvm-commits mailing list