[PATCH] D133373: [docs][RISCV] Document status of scalar crypto extensions

[Philip Reames via Phabricator via llvm-commits]

reames created this revision.
reames added reviewers: craig.topper, frasercrmck, asb, kito-cheng, jrtc27, sunshaoce.
Herald added subscribers: VincentWu, luke957, StephenFan, vkmr, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, shiva0217, niosHD, sabuasal, bollu, simoncook, johnrusso, rbar, arichardson, mcrosier.
Herald added a project: All.
reames requested review of this revision.
Herald added subscribers: pcwang-thead, eopXD, MaskRay.
Herald added a project: LLVM.

This is based on a somewhat subjective review of the in-tree support, and where I thought further work was needed before I'd consider these "done".


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D133373

Files:
  llvm/docs/RISCVUsage.rst


Index: llvm/docs/RISCVUsage.rst
===================================================================
--- llvm/docs/RISCVUsage.rst
+++ llvm/docs/RISCVUsage.rst
@@ -56,7 +56,20 @@
      ``Zba``        Supported
      ``Zbb``        Supported
      ``Zbc``        Supported
+     ``Zbkb``       Supported (See note)
+     ``Zbkc``       Supported
+     ``Zbkx``       Supported (See note)
      ``Zbs``        Supported
+     ``Zknd``       Supported (See note)
+     ``Zkne``       Supported (See note)
+     ``Zknh``       Supported (See note)
+     ``Zksed``      Supported (See note)
+     ``Zksh``       Supported (See note)
+     ``Zkn``        Supported
+     ``Zk``         Supported
+     ``Zkr``        Supported
+     ``Zks``        Supported
+     ``Zkt``        Supported
      ``Zve32x``     Partially Supported
      ``Zve32f``     Partially Supported
      ``Zve64x``     Supported
@@ -79,6 +92,12 @@
 ``Zve32x``, ``Zve32f``, ``Zvl32b``
   LLVM currently assumes a minimum VLEN (vector register width) of 64 bits during compilation, and as a result ``Zve32x`` and ``Zve32f`` are supported only for VLEN>=64.  Assembly tools (e.g. assembler, disassembler, llvm-objdump, etc..) don't have this restriction.
 
+``Zbkb``, ``Zbkx``
+  Pattern matching support for these instructions is incomplete.
+
+``Zknd``, ``Zkne``, ``Zknh``, ``Zksed``, ``Zksh``
+  No pattern matching exists.  As a result, these instructions can only be used from assembler or via intrinsic calls.
+
 Specification Documents
 =======================
 For ratified specifications, please refer to the `official RISC-V International


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D133373.458249.patch
Type: text/x-patch
Size: 1611 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220906/9ca44750/attachment.bin>