[PATCH] D124671: [AMDGPU] Only raise wave priority if there is a long enough sequence of VALU instructions.
Nicolai Hähnle via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Aug 31 03:51:23 PDT 2022
nhaehnle added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/AMDGPUSetWavePriority.cpp:142-143
+ } else if (SIInstrInfo::isVALU(MI)) {
+ if (AtStart)
+ ++Info.NumVALUInstsAtStart;
+ ++NumVALUInstsAtEnd;
----------------
Why are you only counting if AtStart? The idea was: find places where a VMEM load is followed by a long sequence of dense VALU. Lower priority between that VMEM load and the dense VALU.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D124671/new/
https://reviews.llvm.org/D124671
More information about the llvm-commits
mailing list