[PATCH] D130560: [RISCV] Handle register spill in branch relaxation
Piggy via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 23 22:31:21 PDT 2022
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG9c85382aded8: [RISCV] Handle register spill in branch relaxation (authored by piggynl).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D130560/new/
https://reviews.llvm.org/D130560
Files:
llvm/lib/Target/RISCV/RISCVFrameLowering.cpp
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
llvm/lib/Target/RISCV/RISCVMachineFunctionInfo.h
llvm/test/CodeGen/RISCV/branch-relaxation.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D130560.455074.patch
Type: text/x-patch
Size: 58467 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220824/61908d06/attachment.bin>
More information about the llvm-commits
mailing list